

From: lisar (Lisa Robinson)
Sent: Wednesday, February 01, 1995 12:46 AM
To: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'woody'
Cc: 'geert'; 'tbr'
Subject: test status

BOM 216 running on IKOS
BOM 214 ish + uu running on the zycads

```
uncrupt_0      }  
uncruptharder_0    }  
brpcrupt_0      } jeffm looking at trace in  
/n/rhodan/s3/euterpe/verilog/bsrc/res/31195.19038  
brpcrupt2_0     }  
brpcrupt3_0     }
```

icacheannoying_0 216 - Dump in /u/tbr/euterpe/verilog/bsrc ...
problem understood

```
dcache_func_1      216 hung dcachenoalloc dump available  
dcache_sz_4k_1      216 went to X                      } Trace in  
/n/rhodan/s3/euterpe/verilog/bsrc/res/30195.18441  
dcache_sz_8k_1      216 went to X                      }  
dcache_sz_16k_1     216 went to bad very early in the test }
```

saaseasy 216 - went to bad dump available in
/u/tbr/euterpe/verilog/bsrc
scaseasy 216 - went to bad

exlocktest_0

oc-interrupt U 216 - hung - trace in
/n/rhodan/s3/euterpe/verilog/bsrc/res/31195.21231

```
brmisstest_0  
bdownharder_0      216 - X - Dump available on  
/n/nosferatu/s2/euterpe/verilog/bsrc  
bgate_U  
ltlb_1             216 - failed unexpected event - trace in  
/n/rhodan/s3/euterpe/verilog/bsrc/res/31195.19945
```

exlltest Heck I'm trying to get a dump! (4th try)

```
dram_load_config1_0    }  
dram_store_unique_config1_0 } Test build problem (.config said 0)  
dramharder_config1_0  }
```

cerbarbeasy_0 I need to talk to Rich and Jeffm about this one

```
eventdaemontest_0 214 trace available on  
/n/aphrodite/s2/euterpe/verilog/bsrc2/res/31195.27853  
nb_slow           216 - failed - unexpected interrupt - trace  
/n/rhodan/s3/euterpe/verilog/bsrc/res/31195.21016  
reg_conflict      216 - X - trace  
/n/rhodan/s3/euterpe/verilog/bsrc/res/31195.22026
```

exrleasy 214 - dump on /n/nosferatu/s2 ... problem
understood

xlu_field_5_1 216 running now

Have not yet been run:

```

saastest_0
scastest_0

watchtest_0

dcache_stress_1
dcache_except_1

nb_1
nb_hermes_1
nb_combo_1

oc-synch_U
oc_align_at
align_ld_1
align_st_1

doubleextest_0
cerberrtest_0
cerbstarttest_0
doublemctest_0
iorupttest_0
ruptpintest_0
brimmlongtest_0

interrupt_1
mem_1
cache_1
exception_1
bgate_1
barrel_1
synch_1
gtlb_miss_1

dcache_perf_ldlt_1
dcache_perf_stlt_1
dcache_perf_ldstlt_1
dcache_perf_ldst5t_1

addr_map_dram

fva_conflict_1
hermes_conflict_1
dcache_conflict_1
atomic_conflict_1

interrupt_U
exception_U
bgate_U
mem_U
tlb_U
synch_U
barrel_U
cache_U
gtlb_miss_U

Cannot yet be run:
-----
instr_U
instr_1
tlb_1
insn_1

Newly available tests
-----
xlu_rotate_1_1
xlu_rotate_2_1
xlu_expand_1_1

```

xlu_compress_1_1
xlu_extract_1_1
xlu_field_1_1
xlu_field_2_1
xlu_field_3_1
xlu_field_4_1
xlu_copyswap_1_1
xlu_copyswap_2_1
xlu_copyswap_3_1
xlu_copyswap_4_1
xlu_shufflemux_1_1
xlu_select_1_1

Not yet implemented:

syncharder notimp
brcolltest_0; notimp
brcrosstest_0; notimp
exfixtest_0; notimp
expriotest_0; notimp
uuseqtest; notimp
canceltest; notimp
hermtotest; notimp
cerbtotest; notimp
hermerrtest; notimp
cerberrtest; notimp
eventregtest; notimp
exintbashtest; notimp
address_map; notimp
instcache; notimp
cerb_registers_0; notimp
cerberror_0; notimp
testerinit_0; notimp

From: hopper (Mark Hofmann)
Sent: Wednesday, February 01, 1995 2:42 AM
To: 'Bill Zuravleff'
Cc: 'brianl (Brian Lee)'; 'dickson (Richard Dickson)'; 'geert (Geert Rosseel)'; 'mws (Mark Semmelmeier)'; 'tbr (Tim B. Robinson)'; 'wampler (Kurt Wampler)'; 'woody (Jay Tomlinson)'
Subject: Re: New top-level Euterpe

Bill Zuravleff writes:

Geert writes:

> I am a bit worried because there seems some slow but steady growth
>going on in the blocks : dr and icc seem to have grown the most, ...

To be fair, dr has not grown by a single cell (!). The maximum width has grown, in an attempt to fix inter block timing failures by shortening metal lines. (BTW, for every cell I moved to the UpperRightHandCorner, I moved one out. I guess I didn't move out an atom for every one I moved in.)

One possible solution might be to relax the #rows parameter over which pifpak move sticking out rows, but this may undo desired cell placement.

Suggestions?

billz

You might try the "-eachRow" option to Pifpack.
This will make the contour of DR "smoother" though not necessarily more uniform.

-hopper

.

From: geert (Geert Rosseel)
Sent: Wednesday, February 01, 1995 3:25 AM
To: 'billz'; 'brianl'; 'dickson'; 'geert'; 'hopper'; 'mws'; 'tbr'; 'wampler'; 'woody'
Subject: New top-level Euterpe

Hi,

I build a new top-level Euterpe. Kurt : it is ready for routing .

This one has the improved stripes next to the caches, plus a better cerberus but still has the old data-path.

I am now running a timing pass. We should have the data by the morning.

I am a bit worried because there seems some slow but steady growth going on in the blocks : dr and icc seem to have grown the most, hc is not as symmetric as it used to be, it is larger at the bottom than at the top.

nb, at, sr look really good .. I used to have to do manual work on these, this tiem, I didn't have to do anything ...

Geert

From: billz (Bill Zuravleff)
Sent: Wednesday, February 01, 1995 10:29 AM
To: 'brian!'; 'dickson'; 'geert'; 'hopper'; 'mws'; 'tbr'; 'wampler'; 'woody'
Subject: Re: New top-level Euterpe

Geert writes:

> I am a bit worried because there seems some slow but steady growth
>going on in the blocks : dr and icc seem to have grown the most, ...

To be fair, dr has not grown by a single cell (!). The maximum width has grown, in an attempt to fix inter block timing failures by shortening metal lines. (BTW, for every cell I moved to the UpperRightHandCorner, I moved one out. I guess I didn't move out an atom for every one I moved in.)

One possible solution might be to relax the #rows parameter over which pifpak move sticking out rows, but this may undo desired cell placement.

Suggestions?

billz

.

From: jeffm (Jeff Marr)
Sent: Wednesday, February 01, 1995 10:53 AM
To: 'billz (Bill Zuravleff)'
Cc: 'dickson (Richard Dickson)'; 'jeffm (Jeff Marr)'; 'lisar (Lisa Robinson)'; 'Mark Semmelmeier'; 'Tim B. Robinson'; 'Jay Tomlinson'
Subject: dcachenoalloc

Bill Zuravleff writes:

> Y'all,
> test dcachenoalloc goes to X's (examined in ~tbr/euterpe/verilog/bsrc).
> Because LTcdMissVldCcR12 goes high while LTcdMissR12 is X.
> Because TDtagR7R8 is X (throughout the test).
>
> At this point I'll have to parse the test a bit better, but ...
>
> Surely a load or store noalloc working depends on the tag being
> properly initialized (it's got to know whether it was a hit or not).
> Does dcachenoalloc initialize the tags?
>
> The entire tag has unknown values at the beginning and end of the
> test.
>
> Regards,
> billz
I had checked in a fix to the makefile to create a .ctd file.
Did this run get done after the fix? Did the tag get loaded?

jeffm

From: geert (Geert Rosseel)
Sent: Wednesday, February 01, 1995 11:58 AM
To: 'billz'; 'brianl'; 'dickson'; 'geert'; 'hopper'; 'mws'; 'tbr'; 'woody'
Subject: Latest top-level run

Hi,

Here are the timing violations of the latest top-level run.

This is quite a bit better than last time. We now have about 550 timing violations, 380 of which in uu.

More detailed info is in :

/n/ghidra/s3/geert/euterpe/verilog/bsrc/gards/geert_euterpe-top.stat

(look for HARD ERROR)

nb to dr : 18 errors

Warning! Cycle time exceeded by 43.33ps using cycle time of 926.00 for Iteration 1 HARD ERROR 4

Path After Optimization using cycle time of 926.00:

nb/nbprbarb/Ug0/u0 (xborffb8df32s 32S) Oport: Q_AND0PF IntDel: 89.50 net: NBdrprgrant_N swg: df delay: 415.27ps (force) RC delay: 178.52ps lds: 7 pcap: 49.32ff cap: 642.44ff (ext) m2len: 0.00 m3len: 5392.00 m4len: 000

dr/dROUT/drprbcsM/UprbSel_6_0/u0 (xbor5df32s 32S) Iport: D3_A0PF Oport: Q_AND0PF IntDel: 172.50 net: dr/dROUT/drprbcsM/prbSel_N_6_0 swg: df delay: 13.06ps (force) RC delay: 0.21ps lds: 2 pcap: 9.77ff cap: 29.07ff (ext) m2len: 32.00 m3len: 97.00 m4len: 0.00

dr/dROUT/drprbcsM/UprbSel_6/u0 (xborff3dh4s 4S) Iport: D0_A0PF IntDel: 279.00
Time through Path: 969.33

nb to hcl : 7 errors

Warning! Cycle time exceeded by 66.03ps using cycle time of 926.00 for Iteration 1 HARD ERROR 20

Path After Optimization using cycle time of 926.00:

nb/nbprbarb/Ug2/u0 (xborffb6df32s 32S) Oport: Q_AND0PF IntDel: 87.80 net: NBhclprgrant_N swg: df delay: 418.53ps (force) RC delay: 161.73ps lds: 5 pcap: 46.97ff cap: 611.49ff (ext) m2len: 0.00 m3len: 5132.00 m4len: 000

hcl1/u420/Unst_2_2/u0 (xbor8df32s 32S) Iport: D6_A0PF Oport: Q_AND0PF IntDel: 183.80 net: hcl1/u420/nst_N_2_2 swg: df delay: 22.10ps (force) RC delay: 0.61ps lds: 3 pcap: 18.81ff cap: 43.01ff (ext) m2len: 0.00 m3len: 97.00 m4len: 145.00

hcl1/u420/Unst_0/u0 (xborff15df12s 12S) Iport: D12_A0PF IntDel: 279.80
Time through Path: 992.03

cc to nb : 85 errors

Warning! Cycle time exceeded by 106.77ps using cycle time of 926.00 for Iteration 1 HARD ERROR 25

Path After Optimization using cycle time of 926.00:

cc/ccstart/Unbgob/u0 (xborffb3df32s 32S) Oport: Q_AD0PF IntDel: 89.50 net: CCnbgobR13_N swg: df delay: 469.54ps (force) RC delay: 207.98ps lds: 16 pcap: 104.88ff cap: 711.86ff (ext) m2len: 0.00 m3len: 5518.00 m4len: 0.00

nb/fqcount/Ucout_2_6/u0 (xbor4df32s 32S) Iport: D3_A0PF Oport: Q_AND0PF IntDel: 184.10 net: nb/fqcount/cout_N_2_6 swg: df delay: 18.83ps (force) RC delay: 0.44ps lds: 2 pcap: 14.29ff cap: 35.49ff (ext) m2len: 0.00 m3len: 97.00 m4len: 115.00

nb/fqcount/Ucouta_2/u0 (xborff13df8s 8S) Iport: D6_A0PF IntDel: 270.80
Time through Path: 1032.77

at to cc : 4 errors

Warning! Cycle time exceeded by 14.38ps using cycle time of 926.00 for Iteration 1 HARD ERROR 109

Path After Optimization using cycle time of 926.00:

at/UctPaR11R12l/u0 (xbhrdf32s 32S) Oport: Q_AD0PF IntDel: 245.40 net: LTctPaR12<0> swg: df delay: 210.46ps (force) RC delay: 56.43ps lds: 3 pcap: 26.67ff cap: 360.85ff (ext) m2len: 0.00 m3len: 3038.00 m4len: 0.00

cc/ccstart/Ustartm1_0/u0 (xbor8df32s 32S) Iport: D5_A0PF Oport: Q_AND0PF IntDel: 177.70 net: cc/ccstart/startm1_N_0 swg: df delay: 26.52ps (force) RC delay: 0.78ps lds: 6 pcap: 33.51ff cap: 56.01ff (ext) m2len: 0.00 m3len: 9.00 m4len: 216.00

cc/ccstart/UaSelc2/u0 (xborff5dh6s 6S) Iport: D2_A0PF IntDel: 280.30
Time through Path: 940.38

au to ctiod : 8 errors

Warning! Cycle time exceeded by 29.07ps using cycle time of 926.00 for Iteration 1 HARD ERROR 117

Path After Optimization using cycle time of 926.00:

au/u112/u0 (xbmuxffb2dh24s 24S) Oport: q_and0ph IntDel: 89.40 net: AUndx1500R2_N<6> swg: dh delay: 612.17ps (force) RC delay: 396.65ps lds: 5 pcap: 37.98ff cap: 945.92ff (ext) m2len: 0.00 m3len: 8254.00 m4len: 0.00

ctiod/muxff2_8ra/u0 (xbmuxff2df4s 4S) Iport: D1_AND0PH IntDel: 253.50
Time through Path: 955.07

uu to nb : 4 errors

Warning! Cycle time exceeded by 5.08ps using cycle time of 926.00 for Iteration 1 HARD ERROR 124

Path After Optimization using cycle time of 926.00:

uu/Urst9CUS/u0 (xbffbdh24s 24S) Oport: q_ad0ph IntDel: 89.40 net: UUrstUS swg: dh delay: 587.58ps (force) RC delay: 376.01ps lds: 7 pcap: 61.04ff cap: 928.83ff (ext) m2len: 0.00 m3len: 7889.00 m4len: 0.00

nb/ff_r0/u0 (xbffbdh8s 8S) Iport: D0_ADMPH IntDel: 254.10
Time through Path: 931.08

uu to icc : 2 errors

Warning! Cycle time exceeded by 6.25ps using cycle time of 926.00 for Iteration 1 HARD ERROR 127

Path After Optimization using cycle time of 926.00:

uu/Urst9CUS/u0 (xbffbdh24s 24S) Oport: q_and0ph IntDel: 89.40 net: UUrstUS_N swg: dh delay: 588.75ps (force) RC delay: 376.92ps lds: 7 pcap: 61.04ff cap: 929.93ff (ext) m2len: 0.00 m3len: 7899.00 m4len: 0.00

icc/UrstOUT/u0 (xbffdh12s 12S) Iport: D0_ANDMPH IntDel: 254.10
Time through Path: 932.25

in uu : 360 errors

uu to dr, ctiod, nb, hc0, hc1, gt : 10 errors

Warning! Cycle time exceeded by 245.03ps using cycle time of 926.00 for Iteration 1 HARD ERROR 481

Path After Optimization using cycle time of 926.00:

uu/UetaOutUT/u0 (xbffbdh24s 24S) Oport: q_and0ph IntDel: 89.40 net: UUetaUTR11_N<0> swg: dh delay:
794.33ps (force) RC delay: 544.15ps lds: 1 pcap: 7.52ff cap: 1096.41ff(ext) m2len: 0.00 m3len: 9899.00 m4len: 0.00
dr/ffcb1/u0 (xbffdh2s 2S) Iport: D0_ANDMPH IntDel: 287.30
Time through Path: 1171.03

iq to uu : 5 errors

Warning! Cycle time exceeded by 38.22ps using cycle time of 926.00 for Iteration 1 HARD ERROR 494

Path After Optimization using cycle time of 926.00:

iq/UinstLQS/u0 (xbmuxffb8dh24s 24S) Oport: q_and0ph IntDel: 89.40 net: IQinstQS_N<0> swg: dh delay:
611.72ps (force) RC delay: 398.02ps lds: 1 pcap: 7.70ff cap: 938.08ff(ext) m2len: 0.00 m3len: 8458.00 m4len: 0.00
uu/Uinst1500UR/u0 (xbmuxff3df16s 16S) Iport: D2_AND0PH IntDel: 263.10
Time through Path: 964.22

.

From: billz (Bill Zuravleff)
Sent: Wednesday, February 01, 1995 4:15 PM
To: 'jeffm (Jeff Marr)'; 'lisar (Lisa Robinson)'; 'mws (Mark Semmelmeier)'; 'Jay Tomlinson'; 'Richard Dickson'; 'Tim B. Robinson'
Subject: dcachenoalloc_V

Re: dcachenoalloc_V
Y'all,

I'm running with BOM 216.0.
This instruction:
000800000c00048 <branch_to_self+24> 0x92185000 l64li r5,r6,0
hiccoughs 44 times until MAXCYCLES is exceeded.
Anybody got any ideas on why or where to probe further?
Complete results available in ~billz/euterpe/verilog/bsrc/dcachenoalloc_V*.

Regards,
billz

Some of dcachenoalloc_V.lst:

```
0000800000c00020 <start+20> 0x9218d000 l64li r13,r6,0
0000800000c00024 <branch_to_self> 0xf534c000 bne r12,r13,0000800000c00024 <branch_to_self>
0000800000c00028 <branch_to_self+4> 0xdc180008 ecopyi r6,8
0000800000c0002c <branch_to_self+8> 0xdf186b36 eshli r6,r6,44
0000800000c00030 <branch_to_self+c> 0xdc2007f8 ecopyi r8,0x7f8
0000800000c00034 <branch_to_self+10> 0xdf208336 eshli r8,r8,12
0000800000c00038 <branch_to_self+14> 0xdf206192 eor r6,r8,r6
0000800000c0003c <branch_to_self+18> 0xb218c000 s64li r12,r6,0
0000800000c00040 <branch_to_self+1c> 0xdc180002 ecopyi r6,2
0000800000c00044 <branch_to_self+20> 0xdf186b36 eshli r6,r6,44
0000800000c00048 <branch_to_self+24> 0x92185000 l64li r5,r6,0
0000800000c0004c <branch_to_self+28> 0xdc180008 ecopyi r6,8
0000800000c00050 <branch_to_self+2c> 0xdf186b36 eshli r6,r6,44
0000800000c00054 <branch_to_self+30> 0xdc200800 ecopyi r8,0x800
0000800000c00058 <branch_to_self+34> 0xdf208336 eshli r8,r8,12
0000800000c0005c <branch_to_self+38> 0xdf206192 eor r6,r8,r6
0000800000c00060 <branch_to_self+3c> 0x921870a0 l64li r7,r6,0xa0
0000800000c00064 <branch_to_self+40> 0xf51c502c bne r5,r7,0000800000c00114 <_fail>
```

End

From: Loretta Guarino [guarino@rimulac.microunity.com]
Sent: Wednesday, February 01, 1995 7:51 PM
To: 'guarino@rimulac.microunity.com'; 'sandeep@rimulac.microunity.com';
'gmo@rimulac.microunity.com'; 'jeffm@rimulac.microunity.com';
'wayne@rimulac.microunity.com'; 'gregg@rimulac.microunity.com'
Cc: 'hestia@rimulac.microunity.com'
Subject: Software Bringup Meeting Minutes - February 1, 1995

Software Bringup Meeting

February 1, 1995

Next Meeting: February 8 at 10:00 am.

Attendees: jeffm, guarino, gregg, gmo, sandeep

New Action Items

-

Item: IKOS support for "fake calliope"

Who: jeffm

Status: New

In order to run our realtime benchmark test, we need some way to get data in and out of the HW simulator at the speed of a Calliope access. We would also like some way to cause fake calliope events to be posted at regular intervals.

Item: Status of Euterpe/Mnemo simulation

Who: jeffm, gmo

Status: New

gmo to investigate terp support for mnemo, jeffm to find out plans for hardware simulation.

Item: Test interleaved access

Who: guarino

Status: New

Create a test that exercises interleaved mnemo accesses. Depends on terp support for interleaving.

Item: Create a microkernel that doesn't access calliope

Who: sandeep

Status: New

Item: Build microkernel tests for IKOS

Who: sandeep, doi

Status: New

Create images for boot test, snapshot images for microkernel tests.

Item: DVT boot

Who: sandeep

Status: New

Create simple boot for DVTs.

Item: Unsnap code

Who: sandeep, guarino

Status: New

This is an extension to the boot code.

Item: Real-time test

Who: gregg

Status: New

Modify the mpeg benchmark to run on the HW simulator.

Review of Action Items

Item: Rerun dcacheharder and icacheharder tests and get cycle count results.

Who: doi

Status: [01/11] Unknown

The dcacheharder and icache harders tests should run now.

Item: More investigation on CBI and workstation interface issues.

Who: guarino, wayne

Status: In progress

Loretta, Guillermo, Curtis, Tim and Lisa need to meet to agree on requirements and strategy.

Item: Implement parallel port device driver for Linux on PC.

Who: jerry, doi

Status: On hold, until we decide on cross-environment debug strategy.

Item: Define and implement a snapshot environment for the HW and SW simulators.

Who: jeffm, gmo, guarino

Status: [11/30] In progress

Jeff showed us first cut at his high-level thoughts. The team will review and supplement the proposal.

Item: Build scripting/UI capabilities above gdb for regression tests.

Who: doi

Status: On hold until the the boot, gdb boot stub, and virtual devices are complete.

Item: Create performance test plan

Who: jeffm, guarino

Status: [11/30] No progress as focus is on functionality.

We continue to run tests to help us compare terp vs hardware performance.

We still need to put together the actual performance tests that need to be run on the hardware.

Item: Simulator needs to understand 'reset'

Who: gmo

Status: [11/30] In progress. Target finish of 1/20.

Gmo is testing this functionality.

Item: Implement and bring-up boot, gdb boot stub, and virtual device support on the software simulator.

Who: sandeep/gmo
Status: In progress. Target finish of [1/10] 2/10.

Basic /dev/host I/O and booting the microkernel is checked in.
Sandeep anticipates finishing remote debugging by 2/3, /dev/host extensions by 2/10.

Completed Items

Item: Continue trying to find either source code for parallel drivers
or descriptions of hardware so we can write our own.

Who: gmo sgi machines
Who: doi sun machines
Status: Cancel

We are giving up plans to connect the CBI directly to our
workstations.

Test Status

-

Jeff talked about test and debug status.

Software Simulator Status

-

Requests for additional terp functionality:

- Reset (in test)
- X (uninitialized) values
- checkpoint/snapshot
- Hermes devices at all Hermes addresses
- Observe functionality of Cerberus bits (e.g. Hermes
channel enable)
- Wrapping spaces (especially DRAM)
- "fake calliope" support
- holes in the address space, unimplemented Hermes channels
to cause machine checks

.

From: tbr
Sent: Wednesday, February 01, 1995 8:37 PM
To: 'vo (Tom Vo)'
Subject: Re: cli
Follow Up Flag: Follow up
Flag Status: Red

Tom Vo wrote (on Tue Jan 31):

Tim B. Robinson wrote

>

>

>Tom Vo wrote (on Tue Jan 31):

>

> Tim B. Robinson wrote

> >

> >

> >Is it right that we are using the same vrr for both the vrr and vtt

> >inputs to cli?

> >

> >Tim

> >

>

> Does not sound right . The vtt inputs to cli should be the same as the ones
> going to iobyte .

>

>Please take a look at euterpe. That's where I copied it from.

>

>Tim

>

>

The one in euterpe.V needs fixing too .

A similar problem exists in calliope with the cell clio
where it propagated to euterpe.V then mnemo.V .

This hook up error prevents us from trying all values of
termination resistances unless the knob dedicated to clio
is set to 111 . The values permitted is the bitwise AND
of clio knob setting and termination value setting from
cerberus .

I've issued a gnat report on this problem for calliope and
checked in a change for euterpe .

Thanks. Please fix mnemo.V too . . .

Tim

.

From: tbr
Sent: Wednesday, February 01, 1995 9:39 PM
To: 'dickson (Richard Dickson)'
Subject: euterpe/verilog/bsrc/nb nb.V nb_top.pim
Follow Up Flag: Follow up
Flag Status: Red

Richard Dickson wrote (on Wed Feb 1):

Update of /p/cvsroot/euterpe/verilog/bsrc/nb
In directory ghidra:/N/rama/root/s5/dickson/euterpe/verilog/bsrc/nb

Modified Files:
nb.V nb_top.pim
Log Message:
eta fannout

Did you get to the bottom of it - ie had an earlier edit got lost?

Tim

.

From: tbr
Sent: Wednesday, February 01, 1995 10:11 PM
To: 'lisar'
Subject: forwarded message from Tim B. Robinson
Follow Up Flag: Follow up
Flag Status: Red

I'm sure I didn't send this to myself! What's going on?

----- Start of forwarded message -----

Return-Path: <tbr@godzilla>
Received: from godzilla.microunity.com by gaea.microunity.com (4.1/muse1.3)
id AA02612; Wed, 1 Feb 95 16:16:08 PST
Received: from localhost by godzilla.microunity.com (8.6.4/muse-sw.2)
id QAA27220; Wed, 1 Feb 1995 16:16:07 -0800
Message-Id: <199502020016.QAA27220@godzilla.microunity.com>
From: tbr@godzilla (Tim B. Robinson)
To: tbr@godzilla
Subject: getbom
Date: Wed, 1 Feb 1995 16:16:07 -0800

I did a getbom and got.

```
/n/auspex/s15/tbr/euterpe/verilog/bsrc: File "euterpe.V" has local modifications - moving to .#euterpe.V.6.355 - (status 4)
/n/auspex/s15/tbr/euterpe/verilog/bsrc: File "euterpe_wrap.V" has local modifications - moving to .#euterpe_wrap.V.15.79 -
(status 4)
tbr@godzilla ~/euterpe/verilog/bsrc 405 % diff euterpe.V .#euterpe.V.6.355
1c1
< // $Id: euterpe.V,v 6.356 1995/01/30 19:42:23 LT mws Exp $
----
> // $Id: euterpe.V,v 6.355 1995/01/30 19:07:55 LT tbr Exp $
671c671
<      tclk_abd1ph,          // buffrd 54MHz
----
>      tclk_abd1ph,          // buffered 54MHz
1550a1551
> wire      D(RGiSqntINwSegR3); // >>> dead?
1702a1704
> wire      D(RGiSqntINwSegR2); // >>> dead?
1740,1741c1742,1743
<      ,D(RGplR1)
<      ,D(RGplR2)
----
>      ,D(RGplR1),D(RGiSqntINwSegR2)
>      ,D(RGplR2),D(RGiSqntINwSegR3)
1813a1816
>      ,D(RGiSqntINwSegR2)
1821c1824
<      ,DB(ETrsItWM, 63:2)*PL is staged in rgpc from rsltR9*/
----
>      ,DB(ETrsItWM, 63:0)
```

----- End of forwarded message -----

From: vanthof (vant)
Sent: Wednesday, February 01, 1995 10:48 PM
To: 'geert (Geert Rosseel)'; 'tom (Thomas Laidig)'; 'hopper (Mark Hofmann)'
Cc: 'vanthof (Dave Van't Hof)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'vo (Tom Vo)'
Subject: contact pedestal max width rule revisited

It's time to revisit the maximum width rule for contact pedestal. At one point when max width rules were thought to have gone away, contact pedestal was filled in for the pwrbase and crack (seal?) ring cells. We now flag these as errors. I can attempt to cut holes back into these (1 micron minimum), but I don't know the importance of the contact pedestal width in the pwrbase cells.

There are also metal 1 min width violations in some hemming cells in the clock spars. There are other errors as well and if they can be fixed, I'll attempt to do so.

In case others are interested, the error file is:

`/u/vanthof/compass/mobi/euterpe/tapeout/euterpe_lower.err`

Thanks,

Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.

255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: hopper (Mark Hofmann)
Sent: Thursday, February 02, 1995 12:26 AM
To: 'vant'
Cc: 'geert (Geert Rosseel)'; 'vanthof (Dave Van't Hof)'; 'vo (Tom Vo)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'tom (Thomas Laidig)'; 'two (Fred Obermeier)'
Subject: Re: euterpep (space transformer) drc's finished

vant writes:

The space transformer drc's finished (snapshot version) and there are about 100 errors across 3 classes of errors:

Max Metal S1 feature space = 60 udrs;
Max Metal S2 feature size (short direction) = 40 udrs;
Max Metal S2 feature space = 60 udrs;

I have not looked at them yet, the error file is located:

/u/vanthof/compass/mobi/euterpe/tapeout/euterpep.err

By the way, the drc's only took 3 hours to run...

Thanks,
Dave

Thanks Dave.

I think this space transformer was generated awhile ago?
Geert, do we know if it's uptodate with the baseplate?
Maybe we should regenerate first?

-hopper

From: hopper (Mark Hofmann)
Sent: Thursday, February 02, 1995 12:30 AM
To: 'vant'
Cc: 'hopper@MicroUnity.com'; 'vanthof@MicroUnity.com'; 'geert (Geert Rosseel)'; 'vo (Tom Vo)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'tom (Thomas Laidig)'; 'fwo (Fred Obermeier)'
Subject: Re: euterpep (space transformer) drc's finished

vant writes:

Actually, this was generated on the 27th of January this year, so it's as upto date as it can be. I'm still working on the bazillions of random top level drc errors in the cr block but will try to get to the space transformer later this morning (or if someone else gets to it first, that fine too :-))

Thanks,
Dave

Oh, Okay, thanks Dave. I was under the impression it was an old design...

thanks,
-hopper

From: vanthof (vant)
Sent: Thursday, February 02, 1995 1:21 AM
To: 'geert (Geert Rosseel)'
Cc: 'vanthof (Dave Van't Hof)'; 'hopper (Mark Hofmann)'; 'vo (Tom Vo)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'tom (Thomas Laidig)'; 'fwo (Fred Obermeier)'
Subject: euterpep (space transformer) drc's finished

The space transformer drc's finished (snapshot version) and there are about 100 errors across 3 classes of errors:

```
Max Metal S1 feature space = 60 udrs;  
Max Metal S2 feature size (short direction) = 40 udrs;  
Max Metal S2 feature space = 60 udrs;
```

I have not looked at them yet, the error file is located:

```
/u/vanthof/compass/mobi/euterpe/tapeout/euterpep.err
```

By the way, the drc's only took 3 hours to run...

Thanks,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: vanthof (vant)
Sent: Thursday, February 02, 1995 8:32 AM
To: 'Mark Hofmann'
Cc: 'vanthof@tomato.microunity.com'; 'geert (Geert Rosseel)'; 'vo (Tom Vo)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'tom (Thomas Laidig)'; 'fwo (Fred Obermeier)'
Subject: Re: euterpep (space transformer) drc's finished

Mark Hofmann writes:

>
>Thanks Dave.
>I think this space transformer was generated awhile ago?
>Geert, do we know if it's uptodate with the baseplate?
>Maybe we should regenerate first?
>
>-hopper
>

Actually, this was generated on the 27th of January this year, so it's as upto date as it can be. I'm still working on the bazillions of random top level drc errors in the cr block but will try to get to the space transformer later this morning (or if someone else gets to it first, that fine too :-))

Thanks,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: vanthof (vant)
Sent: Thursday, February 02, 1995 8:36 AM
To: 'Mark Hofmann'
Cc: 'vanthof (Dave Van't Hof)'; 'geert (Geert Rosseel)'; 'fwo (Fred Obermeier)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'vo (Tom Vo)'; 'tom (Thomas Laidig)'
Subject: Re: euterpep (space transformer) drc's finished

Mark Hofmann writes:

>
>Oh, Okay, thanks Dave. I was under the impression it was an old design...
>
> thanks,
>-hopper
>

The version in /u/chip is very old, but I'm working out of the snapshot region.

Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: lisar (Lisa Robinson)
Sent: Thursday, February 02, 1995 9:17 AM
To: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Cc: 'geert'
Subject: Test status

BOM 218 running on Zycad
Building BOM 220 for IKOS

New business

dcacheannoying_0 218 Goes to X dump on rhodan /s3
exlltest 218 - Dump on nosferatu /s2
oc-interrupt_U 218 - trace in
/n/rhodan/s3/euterpe/verilog/bsrc/res/1295.11572
barrel_1 218 - trace in
/n/rhodan/s3/euterpe/verilog/bsrc/res/1295.11572
eventdaemontest_0 218 - trace available on
/n/aphrodite/s2/euterpe/verilog/bsrc/res/1295.10568

uncrupt_0 }
uncruptharder_0 }
brpcrupt_0 } jeffm looking at trace in
/n/rhodan/s3/euterpe/verilog/bsrc/res/31195.19038
brpcrupt2_0 }
brpcrupt3_0 }

icacheannoying_0 216 - Dump in /u/tbr/euterpe/verilog/bsrc ... Fix
released
bdownharder_0 216 - X - Fix released

dcache_func_1 216 hung dcachenoalloc dump available ~tbr
dcache_sz_4k_1 216 went to X } Traces
in /n/rhodan/s3/euterpe/verilog/bsrc/res/30195.18441
dcache_sz_8k_1 216 went to X
dcache_sz_16k_1 216 went to bad very early in the test dump
available for 218 but different nosferatu /s2

saaseasy 218 - looks to be hung Lisar to get trace
scaseasy 218

exlocktest_0

brmisstest_0
bgate_U

dram_load_config1_0 }
dram_store_unique_config1_0 } Test build problem (.config said 0)
dramharder_config1_0 }

cerbarbeasy_0 Lisa R to run again as verilog run is well behaved

nb_slow 216 - Fix in test
ltlb_1 216 - Fix in test
reg_conflict 216 - Cute software "bug"

exrleasy 214 - dump on /n/nosferatu/s2 ... problem
understood

xlu_field_5_1 216 - X - trace
/n/rhodan/s3/euterpe/verilog/bsrc/res/31195.22454

Have not yet been run:

saastest_0

scastest_0

watchtest_0

dcache_stress_1

dcache_except_1

nb_1

nb_hermes_1

nb_combo_1

oc-synch_U

oc_align_at

align_ld_1

align_st_1

doubleextest_0

cerberrtest_0

cerbstarttest_0

doublemctest_0

iorupttest_0

ruptpintest_0

brimmlongtest_0

interrupt_1

mem_1

cache_1

exception_1

bgate_1

barrel_1

synch_1

gtlb_miss_1

dcache_perf_ldlt_1

dcache_perf_stlt_1

dcache_perf_ldstlt_1

dcache_perf_ldst5t_1

addr_map_dram

fva_conflict_1

hermes_conflict_1

dcache_conflict_1

atomic_conflict_1

interrupt_U

exception_U

bgate_U

mem_U

tlb_U

synch_U

barrel_U

cache_U

gtlb_miss_U

Cannot yet be run:

instr_U

instr_1

tlb_1

insn_1

nulltest

unix

Newly available tests

xlu_rotate_1_1
xlu_rotate_2_1
xlu_expand_1_1
xlu_compress_1_1
xlu_extract_1_1
xlu_field_1_1
xlu_field_2_1
xlu_field_3_1
xlu_field_4_1
xlu_copyswap_1_1
xlu_copyswap_2_1
xlu_copyswap_3_1
xlu_copyswap_4_1
xlu_shufflemux_1_1
xlu_select_1_1

Not yet implemented:

brcolltest_0
brcrosstest_0
expriotest_0
canceltest_0
hermtotest_0
cerbtotest_0
hermerrtest_0
cerberrtest_0
eventregtest_0
exinbashtest_0
cerb_registers_0
cerberror_0
testerinit_0
memmap_0
doubleextest_0
cerberrtest_0
cerbstarttest_0
doublemctest_0
iorupttest_0
ruptpintest_0
iorupttest_0
nbbashtest_0
cerbraw_0
cerbarbtests
hcplltests

.

From: geert (Geert Rosseel)
Sent: Thursday, February 02, 1995 11:56 AM
To: 'hopper@MicroUnity.com'; 'vanthof'
Cc: 'fwo'; 'lisar'; 'tbr'; 'tom'; 'vo'
Subject: Re: euterpep (space transformer) drc's finished

Fred should probably look at the drc errors . The space-tranmsformer is completely automatically generated, so most the errors are most likely from some corner case that was not expected ...

Geert

.

From: tbr
Sent: Thursday, February 02, 1995 2:02 PM
To: 'brianl'; 'bpw'
Cc: 'vanthof'; 'agc'
Subject: Timing model
Follow Up Flag: Follow up
Flag Status: Red

We will need an accurate timing model for topt for iobytem, the version of iobyte in mnemosyne. Unlike the euterpe version, this one is designed to be clocked with the same clock as the regular sofa and we'll want topt to be able to do a good job on the main interfaces. Can you get this data together please?

Tim

.

From: tbr
Sent: Thursday, February 02, 1995 2:04 PM
To: 'lisar'
Subject: euterpe.status
Follow Up Flag: Follow up
Flag Status: Red

Have you taken a look at the latest version (24.22). Mark has consolidated all his postit notes into this.

Tim

From: Tom Eich [tbe@MicroUnity.com]
Sent: Thursday, February 02, 1995 2:43 PM
To: 'pandora@MicroUnity.com'
Subject: DECISION IMMINENT: Fanless Euterpe Module

DECISION IMMINENT FOR PANDORA EUTERPE MODULE TO BE COOLED BY SYSTEM LEVEL FAN.

A fanless design for the Euterpe Module to be used in Pandora is being considered. A specified airflow rate will be required for adequate cooling of Euterpe or Cronos, along with the SDRAMs, in this module. In Pandora, this airflow will be supplied by a system level blower(s), as is the case for the Mnemo and Calliope modules. This approach allows for the simplest power distribution design, and potentially allows the most optimal system design for size, noise and power.

In other applications that may use these Euterpe or Cronos modules, an appropriately sized fan will need to be provided along with the necessary power supply/distribution, external housing and shielding, etc.

-Tom

Tom Eich
MicroUnity Systems Engineering, Inc.
255 Caspian Dr. Sunnyvale, CA 94089
(408) 734-8100, (408) 734-8136 fax

tbe@microunity.com

From: wayne (Wayne Freitas)
Sent: Thursday, February 02, 1995 3:10 PM
To: 'hestia'
Subject: Voltage plane basic tests.

Below are the initial static test being performed to measure the voltage drop across the main board. I have included this to a wider audience for those interested in knowing a little more than what is provided in the HW System Bring-up meetings. Currently were trying to isolate multiple shorts between the ground planes. Please also note that these tests have additional data involving set-up, and previous test data that reside in the logbook, if your interested in obtaining more data let me know and I'll show you how to use the logbook.

Wayne

Note, this is a long file.

TEST:

Continuation of basic power test. I'm going do a simple check of the PWB under static load conditions to see the voltage drop and temperature gradient across the board. Test conditions are as follows, Using a HP6651A linear power supply connected to the 3.3 volt input (where the DC-DC Module mounts) I will provide a constant voltage of 3.300VDC. Then using the HP6060B electronic load I will vary the load in 5amp increments upto 45amps. At each increment I will measure the temperature and voltage drop at specified points. This test will have the 6060B configured with transients "off", and have the external sense line "on" connected at the power input source.

Room temp = ~23 Degree +/-1, using a Fluke87 with 80T-IR probe.

Load is currently only connected at Euterpe, as follows:

using 3 sides with ~35 VCC via's 8ea. 28awg wire are brought up ~.1" and then connected to a 12awg wire that run the perimeter of the Euterpe footprint. This is then connected by < 6" of 12awg wire to the load.

All voltage measurements are done using a Fluke87. Three points are measured at Calliope, Euterpe, and ~ 1" away form the Power Input.

Volts	Amps	Eu			Points			Ca
Po								
3.30V	1A	0.001, 3.299, 23	0.001, 3.300, 23	0.000, 3.300, 23				
3.30V	5A	0.005, 3.292, 23	0.003, 3.300, 23	0.000, 3.300, 23				
3.30V	10A	0.010, 3.283, 23	0.007, 3.298, 23	0.002, 3.299, 23				
3.30V	15A	0.015, 3.274, 26	0.011, 3.297, 24	0.002, 3.298, 26				
3.30V	20A	0.020, 3.265, 27	0.014, 3.296, 25	0.003, 3.297, 27				
3.30V	25A	0.025, 3.256, 27	0.018, 3.295, 25	0.004, 3.295, 29				
3.30V	30A	0.031, 3.248, 29	0.022, 3.294, 25	0.006, 3.294, 31				
3.30V	35A	0.036, 3.239, 31	0.025, 3.292, 25	0.006, 2.293, 33				
3.30V	40A							
3.30V	45A							

SUMMARY:

Seems the temperature gradient problem I had before was due to the shorted -sense trace dissipating into the polyamide. Voltage drop number seem alright considering all current is going through the Euterpe pins and only ~60% of VCC pins are connected. Will follow through after I add the same modification to Calliope pins. Tests will also expand to include additional test measurement points by the RF section. Numbers to be passed on to board layout engineers for verification.

2.1.2 voltages

=====

Who : wayne

Date: Fri Jan 27 14:16:55 PST 1995

TESTS:

Continuation of power distribution tests. The DC-DC module is now mounted on with the sense wire fix and a fan running to keep it cool. Currently I have the sense resistors loaded for Calliope I also found out that I needed to hardwire the VCC to the +sense because the lead actually connects to the VCC Output from Calliope.

Measurements will now be performed with a HP3457A Multimeter using a 4 wire measurement. 1st I'll duplicate my previous set-up and measurements to establish a correlation. I'm not going to do any temperature measurements because of the fan, and the measurement device doesn't seem to like the DC-DC Modules heat sink.

With the main board power off I did a simple sanity check, I've included them as "0A".

Amps	Eu		Points	Ca	
Po					
0A	0.00mV		0.00mV	0.00mV	
1A	1.18mV, 3.810		0.90mV, 3.810	0.000, 3.813	
5A	4.96mV, 3.336		3.27mV, 3.343	0.000, 3.344	
10A	9.73mV, 3.333		6.32mV, 3.353	0.000, 3.355	
15A	14.52mV, 3.341		9.37mV, 3.363	0.000, 3.367	
20A	19.33mV, 3.344		12.42mV, 3.373	0.000, 3.378	
25A	24.13mV, 3.346		15.48mV, 3.383	0.000, 3.389	
30A	28.96mV, 3.349		18.54mV, 3.393	0.000, 3.400	
35A	33.82mV, 3.353		21.65mV, 3.403	0.000, 3.411	

I talked to Noel and got the following values for the chips.

Nominal values given Calliope 17A @3.3V

Euterpe 28A @3.3V

Same set-up as before except Calliope now has a power ring and I will be using a second load for simulating various loading conditions. Measurements are given ~ 1-2minutes to stabilize.

Eu		Ca		Eu		Ca	
Po							
20A	10A	26.15mV, 3.351	23.00mV, 3.353	0.0mV, 3.393			
25A	10A	30.19mV, 3.361	25.77mV, 3.379	0.0mV, 3.405			
30A	10A	35.91mV, 3.367	28.92mV, 3.373	0.0mV, 3.414			
35A	10A	40.85mV, 3.364	32.27mV, 3.395	0.0mV, 3.420			
20A	15A	29.15mV, 3.360	27.66mV, 3.365	0.0mV, 3.999			
25A	15A	34.04mV, 3.367	31.03mV, 3.377	0.0mV, 3.411			
30A	15A	38.96mV, 3.365	34.10mV, 3.383	0.0mV, 3.415			
35A	15A	44.02mV, 3.360	37.61mV, 3.390	0.0mV, 3.433			
20A	20A	32.33mV, 3.369	32.89mV, 3.361	0.0mV, 3.407			
25A	20A	37.25mV, 3.367	36.15mV, 3.367	0.0mV, 3.412			
30A	20A	42.24mV, 3.364	39.75mV, 3.388	0.0mV, 3.428			
35A	20A	47.42mV, 3.362	42.94mV, 3.378	0.0mV, 3.435			
20A	25A	35.65mV, 3.369	38.16mV, 3.353	0.0mV, 3.407			
25A	25A	40.61mV, 3.364	41.45mV, 3.363	0.0mV, 3.422			
30A	25A	45.72mV, 3.363	44.90mV, 3.373	0.0mV, 3.424			
35A	25A	50.93mV, 3.366	48.48mV, 3.383	0.0mV, 3.434			

Above numbers confirm that the analog plane are pulling more current through them then thought. Arya and Yves have found multiple shorts between the analog ground and digital ground planes. This problem is due to the problems encountered with the way

we use PCAD (need input from someone to provide details).

Below are the numbers acquired after the 10ea. via holes were drilled out per PR1950. The values still show some kind of short between the analog plane and the digital, but the amount of current has gone down.

Amps	Eu	Points	Ca	Po
0A	0.00mV		0.00mV	0.00mV
1A	1.41mV, 3.807	0.69mV, 3.810	0.000, 3.810	
5A	6.43mV, 3.338	2.00mV, 3.343	0.000, 3.348	
10A	12.72mV, 3.341	3.75mV, 3.353	0.000, 3.361	
15A	19.01mV, 3.344	5.50mV, 3.370	0.000, 3.374	
20A	25.34mV, 3.347	7.25mV, 3.382	0.000, 3.387	
25A	31.66mV, 3.350	9.01mV, 3.393	0.000, 3.400	
30A	38.06mV, 3.352	10.80mV, 3.405	0.000, 3.412	
35A	44.52mV, 3.355	12.56mV, 3.416	0.000, 3.425	

From: wayne (Wayne Freitas)
Sent: Thursday, February 02, 1995 3:27 PM
To: 'bill'; 'tbr'; 'noel'
Cc: 'hestia'
Subject: Main board power-up

I began to look into the voltages levels during the power-up/down of the main board with the DC-DC Module, and saw a pretty nasty overshoot on the 3.3V. It looks like I'm going to have to get into this a little farther, so I'm going to need some more data. To start I need to know where would I get some information on what Euterpe and Calliope look like upon power-up/down (lump circuit). I would also like to know if there a time requirement for the different power planes to track during the power-up/down process (ie what happens if +5v stays up 200ms after 3.3v drops)? One more thing, can someone provide me with the absolute maximum values (or a swag) on Calliope and Euterpe.

Wayne

.

From: lisar (Lisa Robinson)
Sent: Thursday, February 02, 1995 3:46 PM
To: 'sysadm'
Subject: godzilla

Can't see nosferatu (nfs).

Lisa R.

```
cd /n/nosferatu/s2/euterpe
/n/nosferatu/s2/euterpe: No such file or directory.
```

.

From: ken (Ken Hsieh)
Sent: Thursday, February 02, 1995 3:59 PM
To: 'lisar'
Cc: 'sysadm'
Subject: Re: godzilla

The rpc.mountd died.
I restarted on nosferatu. Try now.

Ken

> From lisar Thu Feb 2 13:45:37 1995
> Date: Thu, 2 Feb 1995 13:45:31 -0800
> From: lisar (Lisa Robinson)
> To: sysadm
> Subject: godzilla
> Content-Length: 119
>
>
> Can't see nosferatu (nfs).
>
> Lisa R.
>
>
> cd /n/nosferatu/s2/euterpe
> /n/nosferatu/s2/euterpe: No such file or directory.
>

.

From: lisar (Lisa Robinson)
Sent: Thursday, February 02, 1995 4:12 PM
To: 'ken (Ken Hsieh)'
Cc: 'sysadm'
Subject: Re: godzilla

Ken Hsieh wrote (on Thu Feb 2):

The rpc.mountd died.
I restarted on nosferatu. Try now.

Ken

Fixed thanks

Lisa R.

> From lisar Thu Feb 2 13:45:37 1995
> Date: Thu, 2 Feb 1995 13:45:31 -0800
> From: lisar (Lisa Robinson)
> To: sysadm
> Subject: godzilla
> Content-Length: 119
>
>
> Can't see nosferatu (nfs).
>
> Lisa R.
>
>
> cd /n/nosferatu/s2/euterpe
> /n/nosferatu/s2/euterpe: No such file or directory.
>

From: lisar (Lisa Robinson)
Sent: Thursday, February 02, 1995 5:04 PM
To: 'woody'; 'tom'; 'vant'; 'tbr'; 'geert'
Subject: vdde

Oh where! Oh where! has my vdde gone
Oh where! Oh where! can it be
Oh where! Oh where! has my vdde gone
(and does it really matter say's she)

The top level euterpe has a pin vdde

module euterpe (

vdde, // for consistency with padlist file

but I can't find it in the splvs netlist

```
.subckt top tclk abd1ph kl_abm_0 kl_abm_1 kl_abm_2 kl_abm_3
clkout1_abnd0p700v dout1_abd0p700v_0 dout1_abd0p700v_1
+ dout1_abd0p700v_2 dout1_abd0p700v_3 dout1_abd0p700v_4
+ dout1_abd0p700v_5
dout1_abd0p700v_6 dout1_abd0p700v_7
+ clkout0_abnd0p700v dout0_abd0p700v_0 dout0_abd0p700v_1
dout0_abd0p700v_2 dout0_abd0p700v_3 dout0_abd0p700v_4
+ dout0_abd0p700v_5 dout0_abd0p700v_6 dout0_abd0p700v_7
+ clk54m_abnd0p700v
kh_abm_0 kh_abm_1 kh_abm_2 kh_abm_3 clkkin1_abd0p700v
+ clkkin0_abd0p700v fladdr_abm_0 fladdr_abm_1 fladdr_abm_2 fladdr_abm_3
fladdr_abm_4 fladdr_abm_5 fladdr_abm_6 fladdr_abm_7
+ fladdr_abm_8 fladdr_abm_9 fladdr_abm_10 fladdr_abm_11 fladdr_abm_12
fladdr_abm_13 fladdr_abm_14 fladdr_abm_15 fladdr_abm_16
+ fladdr_abm_17 fladdr_abm_18 fladdr_abm_19 dl_abm_0 dl_abm_1 dl_abm_2
dl_abm_3 dl_abm_4 dl_abm_5 dl_abm_6 dl_abm_7
+ fldata_abm_0 fldata_abm_1 fldata_abm_2 fldata_abm_3 fldata_abm_4
fldata_abm_5 fldata_abm_6 fldata_abm_7 vddts sd_bm xres_v
+ sc_am dh_abm_0 dh_abm_1 dh_abm_2 dh_abm_3 dh_abm_4 xvdda_v
+ flchpen_abnm
din1_abnd0p700v_0 din1_abnd0p700v_1
+ din1_abnd0p700v_2 din1_abnd0p700v_3 din1_abnd0p700v_4
+ din1_abnd0p700v_5
din1_abnd0p700v_6 din1_abnd0p700v_7
+ din0_abnd0p700v_0 din0_abnd0p700v_1 din0_abnd0p700v_2
+ din0_abnd0p700v_3
din0_abnd0p700v_4 din0_abnd0p700v_5
+ din0_abnd0p700v_6 din0_abnd0p700v_7 clkout1_abd0p700v
+ clkout0_abd0p700v
clk54m_abd0p700v flchrdy_abm flchirq_abm vddep1
+ vddep0 dout1_abnd0p700v_0 dout1_abnd0p700v_1 dout1_abnd0p700v_2
dout1_abnd0p700v_3 dout1_abnd0p700v_4 dout1_abnd0p700v_5
+ dout1_abnd0p700v_6 dout1_abnd0p700v_7 dout0_abnd0p700v_0
dout0_abnd0p700v_1 dout0_abnd0p700v_2 dout0_abnd0p700v_3
+ dout0_abnd0p700v_4 dout0_abnd0p700v_5 dout0_abnd0p700v_6
dout0_abnd0p700v_7 din1_abd0p700v_0 din1_abd0p700v_1
+ din1_abd0p700v_2 din1_abd0p700v_3 din1_abd0p700v_4 din1_abd0p700v_5
din1_abd0p700v_6 din1_abd0p700v_7 flwrten_abnm
+ clkkin1_abnd0p700v clkkin0_abnd0p700v din0_abd0p700v_0 din0_abd0p700v_1
din0_abd0p700v_2 din0_abd0p700v_3 din0_abd0p700v_4
+ din0_abd0p700v_5 din0_abd0p700v_6 din0_abd0p700v_7 sdclock3_abm
sdclock2_abm sdclock1_abm sdclock0_abm flouten_abnm
+ sdd_abm_0 sdd_abm_1 sdd_abm_2 sdd_abm_3 sdd_abm_4 sdd_abm_5 sdd_abm_6
sdd_abm_7 sdd_abm_8 sdd_abm_9 sdd_abm_10 sdd_abm_11
+ sdd_abm_12 sdd_abm_13 sdd_abm_14 sdd_abm_15 sdd_abm_16 sdd_abm_17
```

sdd_abm_18 sdd_abm_19 sdd_abm_20 sdd_abm_21 sdd_abm_22
+ sdd_abm_23 sdd_abm_24 sdd_abm_25 sdd_abm_26 sdd_abm_27 sdd_abm_28
sdd_abm_29 sdd_abm_30 sdd_abm_31 sn_abm_0 sn_abm_1
+ sn_abm_2 sn_abm_3 sdc_abm_0 sdc_abm_1 sdc_abm_2 sdc_abm_3 sdc_abm_4
scout_am sda_abm_0 sda_abm_1 sda_abm_2 sda_abm_3
+ sda_abm_4 sda_abm_5 sda_abm_6 sda_abm_7 sda_abm_8 sda_abm_9
+ sda_abm_10
sda_abm_11 sda_abm_12 mltdinhib_abm dinvrr2_abm
+ tpout_v dinvrr1_abm dinvrr0_abm vref_0ph vref6_0ph vrr6_0 vrr6_1
+ vrr6_2
phi_b2p phi_a2p vii6

Lisa R.

From: lisar (Lisa Robinson)
Sent: Thursday, February 02, 1995 6:08 PM
To: 'mws'; 'woody'; 'dickson'; 'billz'; 'jeffm'; 'tbr'
Subject: Update: Test Status

Just an update, page me if you need more dumping

BOM 218 running on Zycad
BOM 220 running on IKOS

New business

dcacheannoying_0 218 - Goes to X dump on rhodan /s3
ex11test 218 - Dump on nosferatu /s2
uncrutharder_0 220 - Dump on nosferatu /s2
dcache_func_1 216 - hung dcachenoalloc NEW dump available ~tbr
dcache_sz_16k_1 216 - went to bad very early in the test dump available for 218 but different nosferatu /s2

barrel_1 218 - trace in /n/rhodan/s3/euterpe/verilog/bsrc/res/1295.11572, recreating with smaller test dramex

saaseasy 218 - Dump on nosferatu /s2 - Problem understood
scaseasy 218

uncrupt_0 }
brpcrupt_0 } Lisar to re-run for longer
brpcrupt2_0 }

icacheannoying_0 216 - Dump in /u/tbr/euterpe/verilog/bsrc ... Fix released
bdownharder_0 216 - X - Fix released

Old Business

dcache_sz_4k_1 216 - went to X } Traces in /n/rhodan/s3/euterpe/verilog/bsrc/res/30195.18441
dcache_sz_8k_1 216 - went to X

exlocktest_0

brmisstest_0
bgate_U

dram_load_config1_0 }
dram_store_unique_config1_0 } Test build problem (.config said 0)
dramharder_config1_0 }

cerbarbeasy_0 Lisa R to run again as verilog run is well behaved

nb_slow 216 - Fix in test
ltlb_1 216 - Fix in test
reg_conflict 216 - Cute software "bug"

exrleasy 214 - dump on /n/nosferatu/s2 ... problem understood

xlu_field_5_1 216 - X - trace /n/rhodan/s3/euterpe/verilog/bsrc/res/31195.22454

Have not yet been run:

saastest_0
scastest_0

watchtest_0

dcache_stress_1
dcache_except_1

nb_1
nb_hermes_1
nb_combo_1

oc-synch_U
oc_align_at
align_ld_1
align_st_1

doubleextest_0
cerberrtest_0
cerbstarttest_0
doublemctest_0
iorupttest_0
ruptpintest_0
brimmlongtest_0

interrupt_1
mem_1
cache_1
exception_1
bgate_1
barrel_1
synch_1
gtlb_miss_1

dcache_perf_ld1t_1
dcache_perf_st1t_1
dcache_perf_ldst1t_1
dcache_perf_ldst5t_1

addr_map_dram

fva_conflict_1
hermes_conflict_1
dcache_conflict_1
atomic_conflict_1

interrupt_U
exception_U
bgate_U
mem_U
tlb_U
synch_U
barrel_U
cache_U
gtlb_miss_U

Cannot yet be run:

instr_U

instr_1
tlb_1
insn_1
nulltest
unix

Newly available tests

xlu_rotate_1_1
xlu_rotate_2_1
xlu_expand_1_1
xlu_compress_1_1
xlu_extract_1_1
xlu_field_1_1
xlu_field_2_1
xlu_field_3_1
xlu_field_4_1
xlu_copyswap_1_1
xlu_copyswap_2_1
xlu_copyswap_3_1
xlu_copyswap_4_1
xlu_shufflemux_1_1
xlu_select_1_1

Not yet implemented:

brcolltest_0
brcrosstest_0
exprietest_0
canceltest_0
hermtotest_0
cerbtotest_0
hermerrtest_0
cerberrtest_0
eventregtest_0
exintbashtest_0
cerb_registers_0
cerberror_0
testerinit_0
memmap_0
doubleextest_0
cerberrtest_0
cerbstarttest_0
doublemctest_0
iorupttest_0
ruptpintest_0
iorupttest_0
nbbashtest_0
cerbdraw_0
cerbarbtests
hcpplltests

.

From: Guillermo A. Loyola [gmo@bilbo]
Sent: Thursday, February 02, 1995 6:20 PM
To: 'tbr@bilbo'
Subject: Re: Reset cause

Craig Hansen wrote:

>
> Upon reviewing my own documentation on this, I think the status quo
> is acceptable: that the reset and/or clear bits read back as set
> (1) at the end of a reset and/or clear. This facilitates the determination
> of the cause of the transfer of control to the reset vector,

But I thought that the whole point was that in Euterpe those bits have nothing to do with determining the cause of the reset. Am I wrong on this? I was just talking to Sandeep and he had not understood that as Craig obviously hasn't either.

I know what the TSA says, but my understanding is that that is not what Euterpe does, and although masking off the bits is a minimal burden on software, it is pointless and shouldn't be there.

Gmo.

From: noel (Noel Verbiest)
Sent: Thursday, February 02, 1995 6:54 PM
To: 'bill'; 'tbr'; 'wayne'
Cc: 'hestia'; 'dbulfer'
Subject: Re: Main board power-up

> From wayne Thu Feb 2 13:26:53 1995
> Date: Thu, 2 Feb 1995 13:26:46 -0800
> From: wayne (Wayne Freitas)
> To: bill, tbr, noel
> Subject: Main board power-up
> Cc: hestia
> Content-Length: 699
>
>

> I began to look into the voltages levels during the power-up/down of
> the main board with the DC-DC Module, and saw a pretty nasty overshoot
> on the 3.3V. It looks like I'm going to have to get into this a
> little farther, so I'm going to need some more data. To start I need
> to know where would I get some information on what Euterpe and
> Calliope look like upon power-up/down (lump circuit). I would also
> like to know if there a time requirement for the different power
> planes to track during the power-up/down process (ie what happens if
> +5v stays up 200ms after 3.3v drops)? One more thing, can someone
> provide me with the absolute maximum values (or a swag) on Calliope and Euterpe.
>
> Wayne
>

The 3.3V should be loaded with a minimum load (which, I seem to recall, is 10% or 4A, see the spec sheet). If this minimum load is not there, the RO module will not regulate correctly. The other outputs do not need a minimum load. Could you do the test with this minimum load present. (I do not recall the exact value but seem to remember it was 10%). In order to evaluate the RO module from the component point of view, I have always used a load range from 25A (sleep mode of EU + CA) to 50A (EU and CA going full blast). I have always assumed that there would be at least 25A flowing in the 3.3V supply. The regulation and efficiency have been optimized in that range.

Noel@home 328 6003

From: Guillermo A. Loyola [gmo@bilbo]
Sent: Thursday, February 02, 1995 7:06 PM
To: 'dickson@dolphin'; 'craig@dolphin'; 'tbr@dolphin'; 'Sandeep Nijhawan'
Cc: 'gmo@dolphin'; 'jeffm@dolphin'
Subject: Re: Reset cause

The above is fine with me. Differentiating between a logic clear completion and a reset completion was what I was concerned about.

But the description of what Euterpe implements clearly said that the differentiation comes from octlet 7.

Gmo.

.

From: jeffm (Jeff Marr)
Sent: Thursday, February 02, 1995 7:11 PM
To: 'lisar (Lisa Robinson)'
Cc: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Subject: Update: Test Status - dcachenoalloc

Looking at the dcachenoalloc dump, I noticed something strange.

At time 37026, the signal CDwStbR17R18, bits 7:0, goes active. The CDwrtNdx is 7f4. This is the result of a store to the event mask. Doesn't this corrupt the dcache/dbuffer?

The dump is in /u/tbr/euterpe/verilog/bsrc.

jeffm

From: graham (Graham Y. Mostyn)
Sent: Thursday, February 02, 1995 8:12 PM
To: 'dbulfer'
Cc: 'graham'; 'pandora'
Subject: Re: Mixed signal module supply voltages

For the Calliope modules, I agree with your suggestion that it makes sense to generate voltages other than 3.3V locally, using the two "analog" supplies that you describe. We should go to imminent decision on that aspect.

I do think we also need to pay attention to relatively clean 3.3V supplies.

Calliope consumes 17 amps at 3.3V, and we should aim for <10mV of noise and ripple. For Euterpe, the analog PLLs for clock generation/recovery have been designed to be as noise immune as possible, but are certainly not as robust as ECL. Perhaps Rich M. would like to comment here.

I would propose therefore that the power supply, in addition to providing two "analog" voltages of -9V and 28V, also focus on efficient inductive filtering of the 3.3V from the switching converter.

Graham.

> From dbulfer Thu Feb 2 17:27:37 1995
> From: dbulfer (David Bulfer)
> Subject: Re: Mixed signal module supply voltages
> To: graham@MicroUnity.com (Graham Y. Mostyn)
> Date: Thu, 2 Feb 95 17:29:12 PST
> Cc: graham@MicroUnity.com, pandora
> X-Mailer: ELM [version 2.3 PL11]
> Content-Length: 2511
>
> On Jan 31, Graham wrote:
> >
> > The module would certainly need internal supply bypassing to remove
> > any noise picked up on the power bus between the supply card and the
> > module.
> >
> > Assuming that we do so, my estimation would be that - prior to these
> > filters - 10mV of wideband noise and ripple on the 3.3V, 5V and 12V
> > supplies (used for the RF, audio and video) would be acceptable.
> >
> > The contingency VCO (-5V and 24V) needs extremely clean power
> > - probably noise/ripple levels in the microvolt range. Local
> > regulation is therefore necessary here; it may make sense to
> > generate these voltages locally as well (as we do in Hestia).
> >
> > It is difficult to give hard and fast figures, since the ripple and
> > noise will to some extent be rejected by the differential circuits
> > internal and external to Calliope. The amount of rejection (PSRR)
> > is determined by the degree of component matching, and this will
> > only be known following measurements on silicon.
> >
>
> and on Jan 30, Graham wrote:
>
>
> >
> > At the Pandora meeting last Friday, I was to state which voltages an
> > audio/video/RF module would require, assuming that all were provided
> > centrally, and no voltage conversion was carried out on the module.
> >
> > The current design requires:

> > -5V, 3.3V, 5V, 12V and 24V.
> >
> > * The -5V and 24V are used only for the external VCO, and are
> > expected to be short-term requirements only.
> > However, we should plan to include them in prototypes.
> >
> > * The power on all supplies, except 3.3V, should not exceed in total
> > about 4 watts.
> >
>
> There are several conclusions that I can draw from this:
>
> 1) Calliope required a very clean power source. A switching supply
> meant for the rest of the system is not adequate.
>
> 2) Calliope requires very little power of this quality.
>
> 3) Power distribution may inject more noise than is tolerable into
> the analog systems.
>
> I believe that the only reasonable solution for critical analog supply
> voltages is that they be locally generated. Considering the current
> requirements, efficiency is unimportant (within reason, of course).
>
> I propose that the smartest thing to do is supply you with 2 "analog"
> voltages, that is, generated from a separate linear supply. It looks
> like +28 and -9 would satisfy all your needs. You could then use
> filters and linear regulation to produce any of the voltages that you
> need.
>
> If this is agreeable, I will post it as a DECISION IMMINENT.
> Otherwise, I'm open to suggestions.
>
> Thanks, David
>

.

From: tbr
Sent: Thursday, February 02, 1995 8:38 PM
To: 'Guillermo A. Loyola'
Subject: Re: Reset cause
Follow Up Flag: Follow up
Flag Status: Red

Guillermo A. Loyola wrote (on Thu Feb 2):

Craig Hansen wrote:

>
> Upon reviewing my own documentation on this, I think the status quo
> is acceptable: that the reset and/or clear bits read back as set
> (1) at the end of a reset and/or clear. This facilitates the determination
> of the cause of the transfer of control to the reset vector,

But I thought that the whole point was that in Euterpe those bits have nothing to do with determining the cause of the reset. Am I wrong on this? I was just talking to Sandeep and he had not understood that as Craig obviously hasn't either.

Well, if you write to octlet 6 with one of them set, you will cause a reset, so in that sense they certainly do. There are additional bits (in octlet 7) to indicate the cause in the case that the "reset" is really a machine check.

I know what the TSA says, but my understanding is that that is not what Euterpe does, and although masking off the bits is a minimal burden on software, it is pointless and shouldn't be there.

I don't think that the spec actually says these bits get cleared, only that the bits in octlet 7 get set on completion of the reset. (i'm looking on p215 of the Apr 14,94 edition). My two concerns are 1. not to change the implementation unless we have to, and 2. making suree what we build will do what we need. I think I agree with craig that the current behavior should be acceptable.

Tim

.

From: tbr
Sent: Thursday, February 02, 1995 8:40 PM
To: 'Guillermo A. Loyola'
Cc: 'craig@dolphin'; 'dickson@dolphin'; 'gmo@dolphin'; 'jeffm@dolphin'; 'Sandeep Nijhawan'
Subject: Re: Reset cause
Follow Up Flag: Follow up
Flag Status: Red

Guillermo A. Loyola wrote (on Thu Feb 2):

The above is fine with me. Differentiating between a logic clear completion and a reset completion was what I was concerned about.

But the description of what Euterpe implements clearly said that the differentiation comes from octlet 7.

But there i only 1 bit in octlet 7 (bit 63) to indicate either a reset or a clear is complete.

Tim

From: Tim B. Robinson [tbr@dolphin]
Sent: Thursday, February 02, 1995 8:40 PM
To: 'Guillermo A. Loyola'
Cc: 'craig@dolphin'; 'dickson@dolphin'; 'gmo@dolphin'; 'jeffm@dolphin'; 'Sandeep Nijhawan'
Subject: Re: Reset cause

Guillermo A. Loyola wrote (on Thu Feb 2):

The above is fine with me. Differentiating between a logic clear completion and a reset completion was what I was concerned about.

But the description of what Euterpe implements clearly said that the differentiation comes from octlet 7.

But there is only 1 bit in octlet 7 (bit 63) to indicate either a reset or a clear is complete.

Tim

From: Geert Rosseel [geert@rhea]
Sent: Thursday, February 02, 1995 9:24 PM
To: 'geert@rhea'
Subject: pager log message

page from geert to geert:

pageme gmake V2E_HOST=gamorra geert_euterpegards start:Feb_02_13:52 end:
Feb_02_19:22 exit 1

From: vanthof (vant)
Sent: Thursday, February 02, 1995 9:55 PM
To: 'vikki (Vikki Vu)'
Cc: 'vanthof (Dave Van't Hof)'; 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'
Subject: MB drc jobs

Vikki,
I'd like to propose holding off on any MB related drc runs until we've got the euterpe blocks pretty clean. The MB is needed for mnemosyne, but not for a while.

Thanks,
Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: craig
Sent: Thursday, February 02, 1995 10:27 PM
To: 'gmo@bilbo'; 'tbr@dolphin'
Cc: 'craig@dolphin'; 'dickson@dolphin'; 'gmo@dolphin'; 'jeffm@dolphin'; 'sandeep@dolphin'
Subject: Re: Reset cause

Octlet 7 has bits indicating whether a reset or clear is complete, and whether is completed "sucessfully." Octlet 7, status, is used by something outside euterpe to determine when a reset or clear has been completed. Within euterpe, clearly, if you are executing instructions, the reset or clear has completed; octlet 6, control, tells you that a reset or clear as opposed to a machine check got you to the reset vector address.

Craig

From: vanthof (vant)
Sent: Thursday, February 02, 1995 11:24 PM
To: 'Geert Rosseel'
Cc: 'vanthof (Dave Van't Hof)'; 'hopper (Mark Hofmann)'
Subject: Re: topt "improvement"

Geert Rosseel writes:

>
>
> Hi Dave,
>
> There is an issue that we have not considered in our methodology. In
>the DC-loading calculation, we should add the wire resistance (usually
>small) to the load resistance to calculate the RI drop.
>
> I don't want to add this to the release topt yet, becuse I don' t
>want to add any unnecessary perturbations.
>
> Is it possible to make a topt.new that does the above. I would just
>take that and run it on euterpe to see what it changes ?
>
>
Geert

Yes, I can create a topt.new, but unfortunately, I'm not sure what you want me to do. I don't know how to add the resistance into the equation for DC Loading. All topt does now is add up numbers provided in the dclload file and compare to the driver total value (with the appropriate scaling). So adding resistance into the equation is a bit confusing for me.

Thanks,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: woody (Jay Tomlinson)
Sent: Friday, February 03, 1995 12:22 AM
To: 'mws (Mark Semmelmeier)'
Cc: 'billz'; 'dickson'; 'jeffm'; 'lisar'; 'mws'; 'tbr'
Subject: Re: Update: Test Status - dcachenoalloc

Mark Semmelmeier wrote (on Thu Feb 2):

> From jeffm Thu Feb 2 17:10:52 1995
> Looking at the dcachenoalloc dump, I noticed something strange.
>
> At time 37026, the signal CDwStbR17R18, bits 7:0, goes active. The
> CDwrtNdx is 7f4. This is the result of a store to the event mask.
> Doesn't this corrupt the dcache/dbuffer?
>
> The dump is in /u/tbr/euterpe/verilog/bsrc.
>
> jeffm

Is this SR store no-allocate? I wonder if this is confusing the write enable logic, which maybe is using cacheability instead of a true physical address decode to control CDwStbR17R18, then maybe no-alloc is getting rounded off to uncached to access SR but cached to access Dcache? Woody may know.

The problem is that the equation was not updated from the early days when euterpe only had partial functionality. A careful de-morgan of the equation shows that "paEqLEvt -OR- paEqLDbuf" will enable the cdWe. The cacheable case shows up in another term.

I am surprised that we are just now noticing this. There is also a problem with the noallocate-hit case, it will *not* enable the cd write enable.

woody

From: vanthof (vant)
Sent: Friday, February 03, 1995 1:26 AM
To: 'fwo (Fred Obermeier)'
Cc: 'vanthof (Dave Van't Hof)'; 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'
Subject: euterpep drc errors

Fred,
There are still about 56 spacing violations in the space transformer.
I have not looked at them yet.

The error file is:

/u/vanthof/compass/mobi/euterpe/tapeout/euterpep.err

Could you look at this for me?

Thanks,
Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: chip (Buffalo Chip)
Sent: Friday, February 03, 1995 2:16 AM
To: 'billz'
Subject: output of euterpe/verilog/bsrc/cc/.checkoutrc

Fri Feb 3 00:11:10 PST 1995 (billz Fri, 3 Feb 1995 00:10:42 -0800)
euterpe/verilog/bsrc/cc
[Release BOM (V54.0) in euterpe/verilog/bsrc/cc (Fri Feb 3 00:11:10 PST 1995)]

```
Dir      euterpe/verilog/bsrc/cc                      BOM 54.0

9.1      .checkoutrc
1.17     Makefile
1.64     cc.V
32.3     cc.power.tab.top
1.16     cc.ut
49.3     cc_custom.pim
28.4     cccount.pla
28.4     cchexcount.pla
40.4     cclatedirty.Veqn
51.2     ccrcv.Veqn
28.16    ccseq.Veqn
24.8     ccstart.Veqn
1.15     cctester.V
1.1      cctester.h
14.8     clean-request
5.10     genpim.pl
5.9      pimlib.pl                                     (5.8)
5.1      power.tab.local
```

==> running euterpe/verilog/bsrc/cc/.checkoutrc (Fri Feb 3 00:11:17 PST 1995) <==

```
#
# turn off pgroute
#
[ -f gards/nopgroute ] || touch gards/nopgroute # # use padtiles # [ -f gards/usepadtiles
] || touch gards/usepadtiles # # use pifpack # [ -f gards/usepifpack ] || touch
gards/usepifpack # # insert an instance of the clock tree # [ -f gards/addclock ] || touch
gards/addclock # # disable old dcell placement obstruction # [ -f gards/noobs ] || touch
gards/noobs # # now do it . . .
#
gmake GARDS_DISPLAY=clio:0.0 gards/cc-iter
gmake[1]: Entering directory
~/N/auspex/root/s10/chip/euterpe/verilog/bsrc/cc'
/usr/local/bin/perl genpim.pl > pim.tmp
mv pim.tmp gards/cc-pass1.pim
#
# Get an initial sdl file. A manhattan approximation will be used # gmake
GARDS_DISPLAY=clio:0.0 CYCLETIME=895 gards/cc-pass2.sdl
gmake[2]: Entering directory
~/N/auspex/root/s10/chip/euterpe/verilog/bsrc/cc'
HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/sl/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif gards/cc-pass1.pim -xrf gards/cc-pass1.xrf -
dff gards/cc-pass1.dff -noHole \
    -obstructionPdl /n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl \
    -obstructionCdl /n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl \
    -libraryPdl gards/cc-pass1macros.pdl -ecl -tech mobi -sdl \

/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Preparing input files...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Reading gards/cc-pass1.dff...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Fetching bounding box from
```

```

/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Checking
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl for fixed obstructions...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Checking
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl for Ecl obstructions...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Processing the gards/cc-pass1.pim file...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 63 rows (63 non-empty) ...spanning 44
columns (20 maximum cells/row) ...for a total of 759 cells were written to `gars/cc-
pass1.pim.pif.0'.
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: (2108, 476) to (2510,
671) [201 by 65 ECL atoms]
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 6634 ECL atoms placed in
13065 [-0 obstructions] atom area [50.78% dense] #pim2pif.ex Version 0.2.41 Fri Jan 27
10:03:57 PST 1995
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif: Concatenated output written to gards/cc-
pass1.pim.pif HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/sl/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/pifpack gards/cc-pass1.pim.pif -obstructionPdl
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl \
-obstructionCdl
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl \
-libraryPdl gards/cc-pass1macros.pdl -ecl -tech mobi \
-trueSqueeze 40 -distance 6 -packBothEdges
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Preparing input files...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Fetching bounding box from
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.cdl...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Reading
/n/auspex/s10/chip/euterpe/gards/sofa/sofa.pdl...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Processing pif section 0...
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Packing right edge...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: Final width 201 ECL atoms, squeezed out 0
ECL atoms ...which may include up to 30 ECL atoms of obstructions
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 63 rows (63 non-empty) ...spanning 19
columns (20 maximum cells/row) ...for a total of 759 cells were written to `gars/cc-
pass1.pim.pif.packed'.
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: (2108, 476) to (2510,
671) [201 by 65 ECL atoms]
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 6634 ECL atoms placed in
13065 [-1725 obstructions] atom area [58.50% dense] #pim2pif.ex Version 0.2.41 Fri Jan 27
10:03:57 PST 1995
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Packing left edge...
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: Final width 161 ECL atoms, squeezed out
40 ECL atoms ...which may include up to 30 ECL atoms of obstructions
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 63 rows (63 non-empty) ...spanning 19
columns (19 maximum cells/row) ...for a total of 759 cells were written to `gars/cc-
pass1.pim.pif.packed'.
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: (2188, 476) to (2510,
671) [161 by 65 ECL atoms]
/n/auspex/s10/chip/euterpe/tools/bin/pim2pif.ex: 6634 ECL atoms placed in
10465 [-1645 obstructions] atom area [75.22% dense] #pim2pif.ex Version 0.2.41 Fri Jan 27
10:03:57 PST 1995
/n/auspex/s10/chip/euterpe/tools/bin/pifpack: Concatenated output written to gards/cc-
pass1.pim.pif.packed mv gards/cc-pass1.pim.pif.packed gards/cc-pass1.pif
**** GPLACE cc-pass1
Fri Feb 3 00:12:11 PST 1995
sed -e 's!DESIGN_NAME!cc-pass1!' -e "s!EDIF_FILE!cc-pass1.sdl!" \
-e 's!CHIPROOT!/n/auspex/s10/chip/euterpe!' -e 's!TECH_GPLACE!cc-
pass1.gplace.mobi234!' \
-e 's!TECH_REDIT!cc-pass1.reedit.mobi234!' \
< /n/auspex/s10/chip/euterpe/proteus/misc/gards.vrf > gards/cc-pass1.vrf rm -f
gars/cc-pass1.gplace.nic cd gards; if HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/sl/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/gastatus -p -s cc-pass1; then \
/usr/5bin/echo 'deletigroup use; ok' > cc-pass1.gplace.nic;fi

```

```

/usr/5bin/echo 'readpif cc-pass1.pif; ok' >>
gards/cc-pass1.gplace.nic
/usr/5bin/echo 'makeauto use; ok' >>
gards/cc-pass1.gplace.nic
/usr/5bin/echo 'iparam sweeps 0;' >>
gards/cc-pass1.gplace.nic
/usr/5bin/echo 'iparam algorithm hper_netlength;' >>
gards/cc-pass1.gplace.nic
/usr/5bin/echo 'improve use; ok' >>
gards/cc-pass1.gplace.nic
/usr/5bin/echo 'writenof cc-pass1.nof; use; ok' >>
gards/cc-pass1.gplace.nic
/usr/5bin/echo 'exitsave\nexitnosave' >>
gards/cc-pass1.gplace.nic
(echo "cd `abspath`/gards; \
    HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/sl/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/sl/bin/invoke gplace cc-pass1 -listing cc-
pass1.gplace.lis -cmdin cc-pass1.gplace.nic -colorin
cc-pass1.gplace.mobi234 -inbat 1" | \
    /usr/local/bin/rexec ghidra sh &&
HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/sl/license/license.dat
DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/bin/gastatus -sp gards/cc-pass1) || (mv gards/cc-
pass1.nof gards/cc-pass1.nof.ERROR; rm -f cc-pass1.nof; false)

```

Requires a minimum license of xgplacel_3 or gardsl_3 .

Applicable licenses available at your installation :

gardsconfig_3

Checked out one user token of a gardsconfig_3 license.

Xlib: connection to "clio:0.0" refused by server

Xlib: Client is not authorized to connect to Server

Test: Error in opening display = clio:0.0 GARDS GPLACE 7.126 -- General Placer Copyright

(c) 1995 SILVAR-LISCO. All rights reserved.

Design: cc-pass1 Started at: 95/02/03 00:12:17

GPLACE Version 7.1.26 of September 9, 1994

No component hierarchy found; select by hierarchy disabled.

Loading components...

Loading nets...

Loading logical types...

Processing physical types...

Loading cell_types...

Creating net-comp xref table...

mv: gards/cc-pass1.nof: Cannot access: No such file or directory

gmake[2]: *** [gards/cc-pass1.nof] Error 1

gmake[2]: Leaving directory

~/N/auspex/root/s10/chip/euterpe/verilog/bsrc/cc'

gmake[1]: *** [cc-base.short.nets] Error 1

gmake[1]: Leaving directory

~/N/auspex/root/s10/chip/euterpe/verilog/bsrc/cc'

gmake: *** [ccgards] Error 1

[finished at Fri Feb 3 00:15:44 PST 1995 -- exit status 0]

From: lisar (Lisa Robinson)
Sent: Friday, February 03, 1995 8:55 AM
To: 'jeffm'; 'mws'; 'woody'
Cc: 'billz'; 'dickson'; 'tbr'
Subject: dcacheharder_V

Dump is on nosferatu /s2/euterpe/verilog/bsrc

Lisa R.

.

From: tbr
Sent: Friday, February 03, 1995 10:37 AM
To: 'graham (Graham Y. Mostyn)'
Cc: 'dbulfer'; 'graham'; 'pandora'
Subject: Re: Mixed signal module supply voltages
Follow Up Flag: Follow up
Flag Status: Red

Graham Y. Mostyn wrote (on Thu Feb 2):

Calliope consumes 17 amps at 3.3V, and we should aim for <10mV of noise and ripple. For Euterpe, the analog PLLs for clock generation/recovery have been designed to be as noise immune as possible, but are certainly not as robust as ECL. Perhaps Rich M. would like to comment here.

The CMOS version of Euterpe will need an external PLL (per earlier email discussions where it was agreed there would be no PLL inside the chip). Can someone comment the anticipated power requirements for that function?

Tim

From: tbr (Tim B. Robinson)
Sent: Friday, February 03, 1995 10:37 AM
To: 'graham (Graham Y. Mostyn)'
Cc: 'dbulfer'; 'graham'; 'pandora'
Subject: Re: Mixed signal module supply voltages

Graham Y. Mostyn wrote (on Thu Feb 2):

Calliope consumes 17 amps at 3.3V, and we should aim for <10mV of noise and ripple. For Euterpe, the analog PLLs for clock generation/recovery have been designed to be as noise immune as possible, but are certainly not as robust as ECL. Perhaps Rich M. would like to comment here.

The CMOS version of Euterpe will need an external PLL (per eariler email discussions where it was agreed there would be no PLL inside the chip). Can someone comment the anticipated power requirements for that function?

Tim

.

From: bill (William Herndon)
Sent: Friday, February 03, 1995 11:21 AM
To: 'tbr'
Cc: 'graham'; 'rich'
Subject: Re: Mixed signal module supply voltages

> From tbr Fri Feb 3 08:39:44 1995
> Date: Fri, 3 Feb 1995 08:36:46 -0800
> From: tbr (Tim B. Robinson)
> To: graham (Graham Y. Mostyn)
> Cc: dbulfer, graham, pandora
> Subject: Re: Mixed signal module supply voltages
> Content-Length: 568
>
>
> Graham Y. Mostyn wrote (on Thu Feb 2):
>
> Calliope consumes 17 amps at 3.3V, and we should aim for
> <10mV of noise and ripple. For Euterpe, the analog PLLs for
> clock generation/recovery have been designed to be as noise
> immune as possible, but are certainly not as robust as ECL.
> Perhaps Rich M. would like to comment here.
>
> The CMOS version of Euterpe will need an external PLL (per eariler
> email discussions where it was agreed there would be no PLL inside the
> chip). Can someone comment the anticipated power requirements for
> that function?
>
> Tim
>
>
I'm not clear on how we get quadrature signal for the iobyte..
i guess some sort of delay and don't ask for true quadrature.. its possible
theat we could make the delay frequency sensitive as a simple rc when it is
near 90deg.

.

From: lisar (Lisa Robinson)
Sent: Friday, February 03, 1995 12:19 PM
To: 'woody (Jay Tomlinson)'
Cc: 'tbr'; 'geert'; 'jeffm'
Subject: dcacheharder_V

Jay Tomlinson wrote (on Fri Feb 3):

Lisa Robinson wrote (on Fri Feb 3):

Dump is on nosferatu /s2/euterpe/verilog/bsrc

Lisa R.

Do you want me to continue working on dcacheannoying or would you rather I switch to this one (when I am not placing uu)?

Since the critical path is though the verification, I would put local placements bottom of the list (Tim, Geert do you agree?).
A glance (by Jeffm) of the likedriverlog may give some insight into the dcacheharder problem and then I think that you are the best to judge which should be debugged first.

Lisa R.

From: dbulfer (David Bulfer)
Sent: Friday, February 03, 1995 12:55 PM
To: 'Tim B. Robinson'
Cc: 'graham (Graham Y. Mostyn)'; 'pandora'
Subject: Re: Mixed signal module supply voltages

>
>
> Graham Y. Mostyn wrote (on Thu Feb 2):
>
> Calliope consumes 17 amps at 3.3V, and we should aim for
> <10mV of noise and ripple. For Euterpe, the analog PLLs for
> clock generation/recovery have been designed to be as noise
> immune as possible, but are certainly not as robust as ECL.
> Perhaps Rich M. would like to comment here.
>
> The CMOS version of Euterpe will need an external PLL (per eariler
> email discussions where it was agreed there would be no PLL inside the
> chip). Can someone comment the anticipated power requirements for
> that function?
>
> Tim
>
>

I don't know what frequencies required, but AMCC makes a PLL clock multiplier that generates TTL to 80 MHz and PECL to 300 MHz from an 10 MHz to 80 MHz source. This part consumes 800 mw.

David

From: Brian Smith [brian@godzilla]
Sent: Friday, February 03, 1995 2:29 PM
To: 'ptolemy@godzilla'
Subject: Ptolemy pll experiment

Some results from the Ptolemy/Verilog experiment.

The experiment was designed to investigate the timing of passing signals between A Verilog and Ptolemy simulation using sockets. I used Jeff Mar's low-level socket read/write routines and imbedded them into the Verilog and Ptolemy models.

I chose the euterpe pll_eus_logic.V for the Verilog side and used a modified version of the integrators and VCO from Bob's reciever front-end model on the Ptolemy side. This is not an accurate model of the euterpe analog components but, that was not considered important for this experiment.

The up,dn,vco, and rate signals were connected to a star I wrote to pass the signals across the socket. The star fires a blocking write/read for every particle it receives. The simulation is set up to oversample such that there are 20 particles for each complete vco cycle when the vco is at mid-range. The Verilog side makes a blocking write/read from within and 'always' block with a single unit delay so, it is locked into firing 20 times for each vco cycle. Each time this fires, a new update of the signals is passed up to the parent module.

This makes for a good test case since it requires 20x oversampling of a simulated sofa signal and has a tight feedback path across the interface.

The following results were obtained with Ptolemy running on adder and Verilog on godzilla, Verilog dumpfile enabled:

Simulation times

Test 1: Full simulation. Integrator just converges to within ~10mV of 0V.

20,000 Ptolemy ticks, 1,000 vco cycles: ~ 4 min

Test 2: Ptolemy alone. Removed socket star.

20,000 Ptoelmy ticks: 2:30

Test 3: Stubbed off Verilog. Verilog simply calls socket as fast as possible using a unit delay with no digital logic simulation. Trying to get a handle on the socket interface overhead.

20,000 Ptolemy ticks: 3:15

Test 4: Verilog alone. Removed socket call. Replaced socket call with a 1 unit delay toggle of vco.

1,000 vco cycles: ~ 3 sec

Summary:

Test 4 indicates that very little time is being spent simulating the digital logic so, I'm not even going to count it.

Out of the total 240 seconds for Test 1 I estimate:

Ptolemy sim time:	150 sec .. 62 % (From Test 2)
Socket transfer overhead:	45 sec .. 19 % (From Test 3)
Other interface overhead:	45 sec .. 19 % (see note)

Note: This 45 seconds is the time that I can not account for in the total Test 1 sim time, after accounting for Test 2 and Test 3. I expect this is the time being spent for each of the simulators having to wait on the blocking reads while other scheduled sim events are being processed. Since I removed the socket star entirely in test 2, some of the missing time can be attributed to this code.

It looks like Ptolemy is mostly pacing the simulation. The socket overhead doesn't look too bad when you consider that we are transferring an entire block in both directions 20 times for each vco cycle. Most simulations will not require a 20x oversample relative to the digital simulation and, will probably need to exchange signals at a rate lower than the sofa rate.

Since we are already passing an entire block of data across the interface, I would expect the socket overhead to remain fixed as we start passing more signals.

- Brian -

From: hopper (Mark Hofmann)
Sent: Friday, February 03, 1995 2:48 PM
To: 'geert (Geert Rosseel)'; 'wingard (Drew Wingard)'; 'tom (Thomas Laidig)'; 'ong (Warren R. Ong)'; 'two (Fred Obermeier)'; 'brianl (Brian Lee)'
Subject: Standard Cell Automation

Hi,

Here are my meeting notes from this afternoon reformulated as a timeline. I'm still a little green on this .ht stuff. Could someone enter this into the proper place? (Where is the proper place?) Also, please expand with comments as appropriate.

-thanks,
hopper

----- Automated CMOS standard cell creation

- 7 Feb:
finish: complete CMOS XV lobe schematics (get names consistent)
finish: Parsche fully operational
start: running Parsche to size devices in XS cells
start: generating XS cells family
start: laying out XV lobes
- 8 Feb:
start: work on CMOS Leafmold
- 15 Feb
start: Modify Celltest and add Tcl/Message front end
to find worstcase conditions for each XS cell
start: Develop timing characterization (including capacitance) for
XS cells (end goal: timing lib for use by Synopsys)
- 7 March:
finish: first pass at XV lobe layouts
finish: CMOS leafmold
finish: Celltest/Tcl/Message extension
start: worstcase Spice simulations
- 9 March:
finish: Leafmold generation of XS cell family
- 15 March:
finish: worstcase Spice simulations
- 22 March:
finish: XS timing characterization
By this date XS cell family fully characterized and ready to start
Euterpe -> Cronus mapping

.

From: ras (Bob Sutherland)
Sent: Friday, February 03, 1995 3:56 PM
To: 'Brian Smith'
Cc: 'ptolemy'
Subject: Re: Ptolemy pll experiment

>
>
> Some results from the Ptolemy/Verilog experiment.
>
> The experiment was designed to investigate the timing of passing signals
> between A Verilog and Ptolemy simulation using sockets. I used Jeff Mar's
> low-level socket read/write routines and imbedded them into the Verilog
> and Ptolemy models.
>
> I chose the euterpe pll_eus_logic.V for the Verilog side and used a
> modified version of the integrators and VCO from Bob's reciever front-end
> model on the Ptolemy side. This is not an accurate model of the euterpe analog
> components but, that was not considered important for this experiment.
>
> The up,dn,vco, and rate signals were connected to a star I wrote to pass
> the signals across the socket. The star fires a blocking write/read for every
> particle it receives. The simulation is set up to oversample such that there
> are 20 particles for each complete vco cycle when the vco is at mid-range. The
> Verilog side makes a blocking write/read from within and 'always' block with a
> single unit delay so, it is locked into firing 20 times for each vco cycle. Each
> time this fires, a new update of the signals is passed up to the parent module.
>
> This makes for a good test case since it requires 20x oversampling of a
> simulated sofa signal and has a tight feedback path across the interface.
>
> The following results were obtained with Ptolemy running on adder and
> Verilog on godzilla, Verilog dumpfile enabled:
>
>
> Simulation times
> -----
>
> Test 1: Full simulation. Integrator just converges to within ~10mV of 0V.
>
> 20,000 Ptolemy ticks, 1,000 vco cycles: ~ 4 min
>
> Test 2: Ptolemy alone. Removed socket star.
>
> 20,000 Ptoelmy ticks: 2:30
>
>
> Test 3: Stubbed off Verilog. Verilog simply calls socket as fast as possible
> using a unit delay with no digital logic simulation. Trying to get
> a handle on the socket interface overhead.
>
> 20,000 Ptolemy ticks: 3:15
>
> Test 4: Verilog alone. Removed socket call. Replaced socket call with a 1
> unit delay toggle of vco.

>
> 1,000 vco cycles: ~ 3 sec
>
> Summary:
>
> Test 4 indicates that very little time is being spent simulating the digital
> logic so, I'm not even going to count it.
>

> Out of the total 240 seconds for Test 1 I estimate:
>

> Ptolemy sim time: 150 sec .. 62 % (From Test 2)
> Socket transfer overhead: 45 sec .. 19 % (From Test 3)
> Other interface overhead: 45 sec .. 19 % (see note)
>

> Note: This 45 seconds is the time that I can not account for in the
> total Test 1 sim time, after accounting for Test 2 and Test 3.
> I expect this is the time being spent for each of the simulators
> having to wait on the blocking reads while other scheduled sim
> events are being processed. Since I removed the socket star
> entirely in test 2, some of the missing time can be attributed
> to this code.
>

> It looks like Ptolemy is mostly pacing the simulation. The socket overhead
> doesn't look too bad when you consider that we are transferring an entire
> block in both directions 20 times for each vco cycle. Most simulations will
> not require a 20x oversample relative to the digital simulation and, will
> probably need to exchange signals at a rate lower than the sofa rate.
>

> Since we are already passing an entire block of data across the interface,
> I would expect the socket overhead to remain fixed as we start passing more
> signals.
>

> - Brian -
>
>
>
>
>
>

--
"If pigs could vote, the man with the slop bucket would be elected swineherd
every time, no matter how much slaughtering he did on the side."
-Orson Scott Card

Robert A. Sutherland
MicroUnity Systems Engineering, Inc.
255 Caspian Drive
Sunnyvale, CA 94089
(408) 734-8100
FAX (408) 734-8136

From: vanthof (vant)
Sent: Friday, February 03, 1995 6:27 PM
To: 'geert (Geert Rosseel)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'hopper (Mark Hofmann)'
Cc: 'vanthof (Dave Van't Hof)'; 'fwo (Fred Obermeier)'
Subject: drc/lvs status

Latest drc/lvs status

DRC:

- space transformer drcs are back and clean. There are about 50 false drc errors associated with the openings for layer ID and copyright cells. These are due to the jagged edges along one side causing multiple trapezoids in the error file. Is it possible to straighten this edge? It would greatly simplify the error file.
- lower layers finished in about 63 hours. This is at least twice as fast as before parallelizing the drc flows. and gives us about two turns a week.
- the floating poly check is now running and has passed a critical phase with flying colors. Never before has it completed STAGE 2 (the flattening of input data) without filling the disk. It did so today with about 400 MB to spare. This is very good as a later stage will need almost all of it... In addition, we should see run times greatly reduced.
- I'm in the process of releasing all the layout edits done to date to clean up drc errors. We did not get them all, but most of them. I guess when this is done a GETBOM will be needed in the snapshot so I can rerun the drc flows on this latest snapshot. The releasebom should be done in a couple of hours.

LVS:

- euterpe has a VSS/VDD short in it somewhere. I'm starting up a series of quadrant shorts checks.

A lot of progress has been made, but there is still more to go.

Thanks,
Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: Geert Rosseel [geert@rhea]
Sent: Friday, February 03, 1995 6:45 PM
To: 'geert@rhea'
Subject: pager log message

page from geert to geert:

pageme gmake geert_euterpegards start:Feb_03_13:11 end: Feb_03_16:43 exit
1

From: wayne (Wayne Freitas)
Sent: Friday, February 03, 1995 7:32 PM
To: 'bill'; 'tbr'; 'noel'
Cc: 'hestia'
Subject: Re: Main board power-up

I still in the beginning here, but I think we have a problem on the DC-DC Modules 3.3V output. This is what I've done so far. Using the DC Load set to Resistance Mode I went through ~ 10 each settings ranging from 1ohm to .35ohms. Upon power-up using the AC-DC Module, I get an overshoot of ~1.6V for 1ms through the different resistance values. Measurement points were at Euterpe and by the DC-DC Module. I'm going to follow through with this, by contacting RO, and taking some more measurements under different conditions. I can really use that additional data as I asked before if we want to make these tests a little more realistic.

Thanks,

Wayne

From: tbr (Tim B. Robinson)
Sent: Friday, February 03, 1995 11:40 PM
To: 'rich (Rich McCauley)'
Cc: 'bill'; 'geert'; 'dbulfer'; 'graham'
Subject: Re: Mixed signal module supply voltages

Rich McCauley wrote (on Fri Feb 3):

It wasn't clear from the last round of email that an external PLL was actually necessary. My previous comment was that for the evaluation system why not just use a clock module and if the frequency needs to be adjusted, put in another one. However, if we use an external Pll we will probably need something like 500mW to achieve a loop with octave tuning range and fmax ~400-500Mhz.

It's a question of whether we ever want a CMOS euterpe to be able to interwork with a calliope module. If we do (an I think we do), then we will have to have everything referenced to the same source and the CMOS euterpe module will have to use the same reference we provide to the Bipolar version.

> >
> I'm not clear on how we get quadrature signal for the iobyte..
> i guess some sort of delay and don't ask for true quadrature.. its possible
> theat we could make the delay frequency sensitive as a simple rc when it is
> near 90deg.

>
I recommend a fixed internal string of gate delays.

Bear in mind, that relative to the performance of the technology, we will want to push the Hermes interface as hard as we can.

Tim

From: brianl (Brian Lee)
Sent: Saturday, February 04, 1995 6:29 AM
To: 'Lisa Robinson'
Cc: 'geert (Geert Rosseel)'; 'tbr (Tim B. Robinson)'; 'vanthof (Dave Van't Hof)'
Subject: Re: Build died

Lisa Robinson writes:

```
| I heve paged brianl.  
|  
| cd /n/auspex/s23/euterpe-proteus-cp/exlax/motive; \  
| CHIPROOT=/n/auspex/s23/euterpe-proteus-cp ./mkmotive ealplqh3s4x2a  
| ealporl4nf8s3x3a ealporl5nf8s3x4a ealporl6nf8s3x4a ealporl7nf8s3x4a ealporl8nf8s3x4a  
| eaffbbdh12s11x2a eaffbbdh16s13x2a eaffbbdh16s11x2a eaffbdh16s11x2a ealdf12s3x4a ealdf24s6x4a  
| ealdf36s9x4a|  
| .....  
| || exit; \  
| mv motive.lib /n/auspex/s23/euterpe-proteus-cp/exlax/motive.lib  
| Creating motive.lib .....mkmotive.awk error: missing clk_to_q time  
| for  
| cell eaffbbdh12s11x2a  
| ./mkmotive.awk failed on cell eaffbbdh12s11x2a  
| gmake[2]: *** [do-motive] Error 1
```

I replied to lisa earlier, but since I was temporarily forced to use /usr/ucb/mail I didn't remember how to copy everyone else.

I have been experiencng intermittent nfs problems since last night. I have also seen X connection problems in /u/chip builds trying to connect to clio.

I believe that this error is because mkmotive.awk couldn't read the appropriate .tim file. It should (re-)run fine if it can manage to access all the required files.

--

Brian L.

From: brianl (Brian Lee)
Sent: Saturday, February 04, 1995 6:31 AM
To: 'Tim B. Robinson'
Cc: 'lisar (Lisa Robinson)'; 'geert (Geert Rosseel)'; 'vanthof (Dave Van't Hof)'
Subject: Re: snapshot build

Tim B. Robinson writes:

Digging back through the log I noticed:

```
cd /n/auspex/s23/euterpe-proteus-cp/exlax/dclload;  
CHIPROOT=/n/auspex/s23/euterpe-proteus-cp  
/n/auspex/s23/euterpe-proteus-cp/exlax/misc/mkloadlib  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlw6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwi6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwip6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwipr6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwir6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwp6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwpr6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwr6x1a.cur  
WARNING: setting some dclload data for eamem* ...  
Creating  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlw6x1a.cur  
...  
Creating  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwi6x1a.cur ...  
Creating  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwip6x1a.cur ...  
Creating  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwipr6x1a.cur ...  
Creating  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwir6x1a.cur ...  
Creating  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwp6x1a.cur ...  
Creating  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwpr6x1a.cur ...  
Creating  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwr6x1a.cur ...  
  
What does the WARNING mean? Is there something missing here.  
  
Tim
```

This is just a reminder that we are setting some numbers by hand rather than simulating them. It is normal.

--

Brian L.

From: Buffalo Chip [chip@rhea]
Sent: Saturday, February 04, 1995 12:28 PM
To: 'geert@rhea'
Subject: pager log message

page from chip to geert:

Release euterpe/verilog/bsrc/hc BOM 82.0 initiated by brianl completed @ Sat Feb 4
10:25:47 PST 1995 with exit status 2.. chip

.

From: geert (Geert Rosseel)

Sent: Saturday, February 04, 1995 12:36 PM

To: 'lisar'; 'tbr'; 'vanthof'

Snapshot

Can you let me know when the snapshot build is finished. I want to rebuild the LVS Euterpe after that.

We discovered shorts around the TLB, as Tom Vo had moved the TLB up but clock-connections had not been adjusted. That has been fixed now.

Geert

From: lisar (Lisa Robinson)
Sent: Saturday, February 04, 1995 1:13 PM
To: 'geert'; 'tbr'; 'vanthof'
Cc: 'brian'
Subject: Build died

I have paged brianl.

```
cd /n/auspex/s23/euterpe-proteus-cp/exlax/motive; \ CHIPROOT=/n/auspex/s23/euterpe-
proteus-cp ./mkmotive ealplqh3s4x2a ealporl4nf8s3x3a ealporl5nf8s3x4a ealporl6nf8s3x4a
ealporl7nf8s3x4a ealporl8nf8s3x4a eaffbbdh12s11x2a eaffbbdh16s13x2a eaffbdh16s11x2a
eaffdh16s11x2a ealdf12s3x4a ealdf24s6x4a ealdf36s9x4a .....
```

```
|| exit; \
mv motive.lib /n/auspex/s23/euterpe-proteus-cp/exlax/motive.lib
Creating motive.lib .....mkmotive.awk error: missing clk_to_q time for cell
eaffbbdh12s11x2a ./mkmotive.awk failed on cell eaffbbdh12s11x2a
gmake[2]: *** [do-motive] Error 1
```

From: tbr (Tim B. Robinson)
Sent: Saturday, February 04, 1995 1:47 PM
To: 'brian'
Cc: 'llisar'; 'geert'; 'vanthof'
Subject: snapshot build

Digging back through the log I noticed:

```
cd /n/auspex/s23/euterpe-proteus-cp/exlax/dclload;  
CHIPROOT=/n/auspex/s23/euterpe-proteus-cp  
/n/auspex/s23/euterpe-proteus-cp/exlax/misc/mkloadlib  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlw6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwi6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwip6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwipr6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwir6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwp6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwpr6x1a.cur  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwr6x1a.cur  
WARNING: setting some dclload data for eamem* ...  
Creating /n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlw6x1a.cur  
...  
Creating /n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwi6x1a.cur  
...  
Creating  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwip6x1a.cur ...  
Creating  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwipr6x1a.cur ...  
Creating  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwir6x1a.cur ...  
Creating /n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwp6x1a.cur  
...  
Creating  
/n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwpr6x1a.cur ...  
Creating /n/auspex/s23/euterpe-proteus-cp/exlax/dclload/eamemalrlwr6x1a.cur  
...
```

What does the WARNING mean? Is there something missing here.

Tim

.

From: tbr
Sent: Saturday, February 04, 1995 4:40 PM
To: 'geert'
Cc: 'dbulfer'
Subject: CMOS euterpe
Follow Up Flag: Follow up
Flag Status: Red

I hear a rumor it might need a 4.4V supply. Is this true?
If so we may have a hard time using a standard PSU in pandora.

Can you confirm or deny please?

Tim

From: tbr (Tim B. Robinson)
Sent: Saturday, February 04, 1995 4:40 PM
To: 'geert'
Cc: 'dbulfer'
Subject: CMOS euterpe

I hear a rumor it might need a 4.4V supply. Is this true?
If so we may have a hard time using a standard PSU in pandora.

Can you confirm or deny please?

Tim

.

From: Geert Rosseel [geert@godzilla]
Sent: Saturday, February 04, 1995 7:11 PM
To: 'billz@godzilla'; 'brianl@godzilla'; 'dickson@godzilla'; 'hopper@godzilla'; 'mws@godzilla';
'tbr@godzilla'; 'woody@godzilla'
Subject: nb BOM 107.0

... does not place .. I think I can get around it , but I
don't know the proper way to fix up nb placement.

if my fix doesn't work, I'm going to be stuck, because my toplevel
Euterpe.V wants this nb ... I'll keep you posted ..

Geert

.

From: geert (Geert Rosseel)
Sent: Saturday, February 04, 1995 7:19 PM
To: 'tbr'
Cc: 'dbulfer'
Subject: Re: CMOS euterpe

The spec for the CMOS Euterpe is 5V +/- 10%. For ou worst case simulations we use 4.4V .

Geert

.

From: tbr
Sent: Saturday, February 04, 1995 7:33 PM
To: 'geert (Geert Rosseel)'
Cc: 'dbulfer'
Subject: Re: CMOS euterpe
Follow Up Flag: Follow up
Flag Status: Red

Geert Rosseel wrote (on Sat Feb 4):

The spec for the CMOS Euterpe is 5V +/- 10%. For ou worst case simulations we use 4.4V .

Phew! OK, thanks.

Tim

From: tbr (Tim B. Robinson)
Sent: Saturday, February 04, 1995 7:33 PM
To: 'geert (Geert Rosseel)'
Cc: 'dbulfer'
Subject: Re: CMOS euterpe

Geert Rosseel wrote (on Sat Feb 4):

The spec for the CMOS Euterpe is 5V +/- 10%. For ou worst case simulations we use 4.4V .

Phew! OK, thanks.

Tim

From: vanthof (vant)
Sent: Saturday, February 04, 1995 9:20 PM
To: 'Geert Rosseel'
Cc: 'vanthof (Dave Van't Hof)'; 'lisar (Lisa Robinson)'; 'tbr (Tim B. Robinson)'; 'hopper (Mark Hofmann)'
Subject: Re: your mail

Geert Rosseel writes:

>
>Snapshot
>
> Can you let me know when the snapshot build is finished. I want to
>rebuild the LVS Euterpe after that.
>
> We discovered shorts arund the TLB, as Tom Vo had moved the TLB up but
>clock-connections had not been adjustes. That has been fixed now.
>
> Geert

Does this mean the shorts checks in progress are not needed?

Thanks,
Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: geert (Geert Rosseel)
Sent: Saturday, February 04, 1995 11:32 PM
To: 'tbr@MicroUnity.com'; 'vanthof'
Cc: 'brian!'; 'hopper'
Subject: Re: snapshot rebuild

I don't know about the missing clock-spar problem ... Tom and Kurt were looking at it, but I haven't heard from them yet ..

i am ready to rebuild another small Euterpe. .. maybe I should do it anyway ..if the problem is not yet fixed, I'll just rerun it

Geert

From: Mark Hofmann [hopper@godzilla]
Sent: Sunday, February 05, 1995 2:41 AM
To: 'Geert Rosseel'
Cc: 'billz@godzilla'; 'brianl@godzilla'; 'dickson@godzilla'; 'hopper@godzilla'; 'mws@godzilla'; 'tbr@godzilla'; 'woody@godzilla'
Subject: Re: nb BOM 107.0

Geert Rosseel writes:

... does not place .. I think I can get around it , but I don't know the proper way to fix up nb placement.

if my fix doesn't work, I'm going to be stuck, because my toplevel Euterpe.V wants this nb ... I'll keep you posted ..

Geert,

Did you solve this one?

It looks like there are some unplaced components. The .nof.ERROR file says:

PRBSELA_N<0> 2	0	0	0	0 UNPLCD	185
PRBSELB_N<0> 2	0	0	0	0 UNPLCD	215
PRBSELA_N<1> 2	0	0	0	0 UNPLCD	216
PRBSELB_N<1> 2	0	0	0	0 UNPLCD	248
PRBSELA_N<2> 2	0	0	0	0 UNPLCD	249
PRBSELB_N<2> 2	0	0	0	0 UNPLCD	277
PRBSELA_N<3> 2	0	0	0	0 UNPLCD	278
PRBSELB_N<3> 2	0	0	0	0 UNPLCD	305
CB3G_N 9	0	0	0	0 PART	598
PRBSELA<0> 18	1334	0	0	0 PART	1188
PRBSELB<0> 18	302	0	0	0 PART	1231
PRBSELA<1> 18	1334	0	0	0 PART	1232
PRBSELB<1> 18	302	0	0	0 PART	1275
PRBSELA<2> 18	1358	0	0	0 PART	1276
PRBSELB<2> 18	326	0	0	0 PART	1316
PRBSELA<3> 18	1358	0	0	0 PART	1317
PRBSELB<3> 18	326	0	0	0 PART	1359
CB3G 9	0	0	0	0 PART	1640
PRBSELM1_N<0> 3	0	0	0	0 PART	2441
PRBSELM1_N<1> 3	0	0	0	0 PART	2478
PRBSELM1_N<2> 3	0	0	0	0 PART	2508
PRBSELM1_N<3>	0	0	0	0 PART	2537

3						
PRBSELM1<0>	0	0	0	0	PART	3441
3						
PRBSELM1<1>	0	0	0	0	PART	3484
3						
PRBSELM1<2>	0	0	0	0	PART	3523
3						
PRBSELM1<3>	0	0	0	0	PART	3559
3						

Was an input .pim file updated but not released?

-hopper

.

From: geert (Geert Rosseel)
Sent: Sunday, February 05, 1995 10:50 AM
To: 'tbr'; 'vanthof'
Subject: clock-spar

Hi,

Tim is right, I accidently had included cg on the exclude list.
I will rebuild the small euterpe

Geert

From: vanthof (vant)
Sent: Sunday, February 05, 1995 12:04 PM
To: 'Geert Rosseel'
Cc: 'vanthof (Dave Van't Hof)'; 'tbr (Tim B. Robinson)'
Subject: Re: clock-spar

Geert Rosseel writes:

>
>
> Hi,
>
> Tim is right, I accidently had included cg on the exclude list.
> I will rebuild the small euterpe
>
>Geert
>

Thanks Geert. Just page me when the rebuild is done. I'll be out this morning and will start up a new drc/lvs set of runs when I get back.

By the way, the upper drc's now take less than 24 hours, the upsetting news is that there is still 4.8MB of errors (down from 20MB).

I'll look at these when I get back later today.

Thanks,
Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: tbr
Sent: Sunday, February 05, 1995 2:23 PM
To: 'wayne (Wayne Freitas)'
Cc: 'bill'; 'hestia'; 'noel'
Subject: Main board power-up
Follow Up Flag: Follow up
Flag Status: Red

Wayne Freitas wrote (on Thu Feb 2):

I began to look into the voltages levels during the power-up/down of the main board with the DC-DC Module, and saw a pretty nasty overshoot on the 3.3V. It looks like I'm going to have to get into this a little farther, so I'm going to need some more data. To start I need to know where would I get some information on what Euterpe and Calliope look like upon power-up/down (lump circuit). I would also like to know if there a time requirement for the different power planes to track during the power-up/down process (ie what happens if +5v stays up 200ms after 3.3v drops)? One more thing, can someone provide me with the absolute maximum values (or a swag) on Calliope and Euterpe.

For absolute max, do you simply mean over supply voltage and temperature, or over all knob settings too? Since we control current almost everywhere power should track close to linearly with supply voltage which would imply +10% at 3.6V relative to nominal. As far as knob settings go, if we did want to try turning knobs to the max, there would be a factor of about 7/6 on Euterpe and 7/5 on Calliope, though Calliope does have a few watts which are independent of knob setting.

Tim

From: tbr (Tim B. Robinson)
Sent: Sunday, February 05, 1995 2:23 PM
To: 'wayne (Wayne Freitas)'
Cc: 'bill'; 'hestia'; 'noel'
Subject: Main board power-up

Wayne Freitas wrote (on Thu Feb 2):

I began to look into the voltages levels during the power-up/down of the main board with the DC-DC Module, and saw a pretty nasty overshoot on the 3.3V. It looks like I'm going to have to get into this a little farther, so I'm going to need some more data. To start I need to know where would I get some information on what Euterpe and Calliope look like upon power-up/down (lump circuit). I would also like to know if there a time requirement for the different power planes to track during the power-up/down process (ie what happens if +5v stays up 200ms after 3.3v drops)? One more thing, can someone provide me with the absolute maximum values (or a swag) on Calliope and Euterpe.

For absolute max, do you simply mean over supply voltage and temperature, or over all knob settings too? Since we control current almost everywhere power should track close to linearly with supply voltage which would imply +10% at 3.6V relative to nominal. As far as knob settings go, if we did want to try turning knobs to the max, there would be a factor of about 7/6 on Euterpe and 7/5 on Calliope, though Calliope does have a few watts which are independent of knob setting.

Tim

.

From: tbr
Sent: Sunday, February 05, 1995 2:29 PM
To: 'dbulfer (David Bulfer)'
Cc: 'graham (Graham Y. Mostyn)'; 'pandora'
Subject: Re: Mixed signal module supply voltages
Follow Up Flag: Follow up
Flag Status: Red

David Bulfer wrote (on Fri Feb 3):

>
>
> Graham Y. Mostyn wrote (on Thu Feb 2):
>
> Calliope consumes 17 amps at 3.3V, and we should aim for
> <10mV of noise and ripple. For Euterpe, the analog PLLs for
> clock generation/recovery have been designed to be as noise
> immune as possible, but are certainly not as robust as ECL.
> Perhaps Rich M. would like to comment here.
>
> The CMOS version of Euterpe will need an external PLL (per eariler
> email discussions where it was agreed there would be no PLL inside the
> chip). Can someone comment the anticipated power requirements for
> that function?
>
> Tim
>
>

I don't know what frequencies required, but AMCC makes a PLL clock multiplier that generates TTL to 80 MHz and PECL to 300 MHz from an 10 MHz to 80 MHz source. This part consumes 800 mw.

Current target is 400MHz.

Tim

From: tbr (Tim B. Robinson)
Sent: Sunday, February 05, 1995 2:29 PM
To: 'dbulfer (David Bulfer)'
Cc: 'graham (Graham Y. Mostyn)'; 'pandora'
Subject: Re: Mixed signal module supply voltages

David Bulfer wrote (on Fri Feb 3):

>
>
> Graham Y. Mostyn wrote (on Thu Feb 2):
>
> Calliope consumes 17 amps at 3.3V, and we should aim for
> <10mV of noise and ripple. For Euterpe, the analog PLLs for
> clock generation/recovery have been designed to be as noise
> immune as possible, but are certainly not as robust as ECL.
> Perhaps Rich M. would like to comment here.
>
> The CMOS version of Euterpe will need an external PLL (per eariler
> email discussions where it was agreed there would be no PLL inside the
> chip). Can someone comment the anticipated power requirements for
> that function?
>
> Tim
>
>

I don't know what frequencies required, but AMCC makes a PLL clock multiplier that generates TTL to 80 MHz and PECL to 300 MHz from an 10 MHz to 80 MHz source. This part consumes 800 mw.

Current target is 400MHz.

Tim

.

From: geert (Geert Rosseel)
Sent: Sunday, February 05, 1995 6:15 PM
To: 'hopper'; 'lisar'; 'tbr'; 'vanthof'; 'vo'
Subject: New top-level Euterpe ready

Hi Dave,

I've build a new top-level Euterpe for LVS and DRC. It is in the same place as the previous one (euterpe snapshot).

Geert

From: vanthof (vant)
Sent: Sunday, February 05, 1995 8:13 PM
To: 'Geert Rosseel'
Cc: 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'; 'tbr (Tim B. Robinson)'; 'vo (Tom Vo)'
Subject: Re: New top-level Euterpe ready

Geert Rosseel writes:

>
> Hi Dave,
>
> I've build a new top-level Euterpe for LVS and DRC. It is in the same
> place as the previous one (euterpe snapshot).
>
> Geert
>

Cool! I'll start the drc/lvs jobs up now.

Thanks,
Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: lisar (Lisa Robinson)
Sent: Sunday, February 05, 1995 11:43 PM
To: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Subject: Test Status

Just an update

BOM 218 running on Zycad - (register dependancy tests)
BOM 223 running on IKOS

Note: I cannot rebuild the stb tests to pick up the changes there so
haven't re-run ltlb, nb..., reg_conflict.

New business

dcacheannoying_V 223 - Goes to X dump on nosferatu /s2
dcachenoalloc_V 223 - Goes to X dump on nosferatu /s2
dcachenoalloc_0 223 - Goes to bad dump on nosferatu /s2

xlu_field_5_1 223 - X - trace /n/rhodan/s3/euterpe/verilog/bsrc/res/4295.29774

watchtest 223 - X - trace /n/rhodan/s3/euterpe/verilog/bsrc/res/4295.7973 - running in verilog

icache_func_1 223 }
icache_sz_4k_1 223 } traces in 5295.7249 Jeff these are for you!
icache_sz_8k_1 223 }
icache_sz_16k_1 223 }

ex11test 218 - Dump on nosferatu /s2
uncruptharder_0 220 - Dump on nosferatu /s2
dcache_func_1 216 - hung dcachenoalloc NEW dump available ~tbr
dcache_sz_16k_1 216 - went to bad very early in the test dump available for 218 but different nosferatu /s2

ex15test 223 - went to bad (expected?) trace in /n/rhodan/s3/euterpe/verilog/bsrc/res/5295.4119

exresgcmprietest1_0 }
exresgexpitertest1_0 }
exresgmshritest1_0 }
exresgrotritest1_0 } 223 - all went to bad (expected?) trace in /n/rhodan/s3/euterpe/verilog/bsrc/res/5295.4119
exresgshlitest1_0 }
exresgshritest1_0 }
exresgucmprietest1_0 }
exresguexpitertest1_0 }
exresgushritest1_0 }

Old Business

barrel_1 218 - trace in /n/rhodan/s3/euterpe/verilog/bsrc/res/1295.11572, recreating with smaller test dramex

saaseasy 218 - Dump on nosferatu /s2 - Problem understood
scaseasy 218

dcache_sz_4k_1 216 - went to X } Traces in /n/rhodan/s3/euterpe/verilog/bsrc/res/30195.18441
dcache_sz_8k_1 216 - went to X

exlocktest_0

brmisstest_0 RUNNING IN VERILOG NOW.
bgate_U

dram_load_config1_0 }
dram_store_unique_config1_0 } Test build problem (.config said 0)
dramharder_config1_0 }

cerbarbeasy_0 Lisa R to run again as verilog run is well behaved

nb_slow 216 - Fix in test
ltlb_1 216 - Fix in test
reg_conflict 216 - Cute software "bug"

exrleasy 214 - dump on /n/nosferatu/s2 ... problem understood

Have not yet been run:

saastest_0
scastest_0

watchtest_0

dcache_stress_1
dcache_except_1

nb_1
nb_hermes_1
nb_combo_1

oc-synch_U
oc_align_at
align_ld_1
align_st_1

doubleextest_0
cerbertest_0
cerbstarttest_0
doublemctest_0
iorupttest_0
ruptpintest_0
brimmlongtest_0

interrupt_1
mem_1
cache_1
exception_1
bgate_1
barrel_1
synch_1
gtlb_miss_1

dcache_perf_ldlt_1
dcache_perf_stlt_1
dcache_perf_ldstlt_1
dcache_perf_ldst5t_1

addr_map_dram

fva_conflict_1

hermes_conflict_1
dcache_conflict_1
atomic_conflict_1

interrupt_U
exception_U
bgate_U
mem_U
tlb_U
synch_U
barrel_U
cache_U
gtlb_miss_U

Cannot yet be run:

instr_U
instr_1
tlb_1
insn_1
nulltest
unix

Newly available tests

xlu_rotate_1_1
xlu_rotate_2_1
xlu_expand_1_1
xlu_compress_1_1
xlu_extract_1_1
xlu_field_1_1
xlu_field_2_1
xlu_field_3_1
xlu_field_4_1
xlu_copyswap_1_1
xlu_copyswap_2_1
xlu_copyswap_3_1
xlu_copyswap_4_1
xlu_shufflemux_1_1
xlu_select_1_1

Not yet implemented:

brcolltest_0
brcrosstest_0
exprietest_0
canceltest_0
hermtotest_0
cerbtotest_0
hermerrtest_0
cerberrtest_0
eventregtest_0
exintbashtest_0
cerb_registers_0
cerberror_0
testerinit_0
memmap_0
doubleextest_0
cerberrtest_0
cerbstarttest_0
doublemctest_0

iorupttest_0
ruptpintest_0
iorupttest_0
nbbashtest_0
cerbraw_0
cerbarbtests
hcplltests

.

From: tbr
Sent: Monday, February 06, 1995 10:53 AM
To: 'lisar'
Subject: verfstst
Follow Up Flag: Follow up
Flag Status: Red

What's the right incantation? I tried verfstst -s status in
nosferatu:/s2/euterpe/verify but it complained about the systax of the
file and seems to have nothing after Feb 2.

Tim

From: Gregg Kellogg [gregg@hts.microunity.com]
Sent: Monday, February 06, 1995 12:52 PM
To: 'lisa'
Subject: tgdb hangs trying to single-step

When I run tgdb on ~gregg/stb/apps/tv/kernel it runs for about 10 minutes and then appears to hang. When I break I find that thread 0 is in the idle loop, thread 2 is trying to acquire a lock and thread 1 is in static_enqueue+236 trying to execute a smas64lai. When I try to do an "si" in thread 2 I never see another (tgdb) prompt.

I have tgdb running under gdb in a shell window right now trying to single-step past this instruction, it appears stuck in execute_loop, if you'd like to check it out, otherwise it should be pretty easy to reproduce.

I didn't notice any such problem on friday, and it seems like the same thing is happening in a stb-stable compiled app/kernel. The stable terp is able to execute both images past this point.

--

Gregg Kellogg
MicroUnity Systems Engineering, Inc.
255 Caspian Drive, Sunnyvale, Ca 94089-1015 gregg@microunity.com

From: Gregg Kellogg [gregg@hts.microunity.com]
Sent: Monday, February 06, 1995 1:16 PM
To: 'Istein'
Subject: (Fwd) Sample of "STARTUP" (1/3)

--- Forwarded mail from creemer@netcom.com (David Z. Creemer)

To: go-alumni@asylum.sf.ca.us

Hi all,

Not to steal Jerry's thunder, but a sample of his book jusk came through my email box. Thought you might be interested. This is in three parts...

Cheers,
-- David

----- Forwarded message -----

Date: Thu, 02 Feb 95 17:09:01 -0500
From: Dan Maurer <maurer@hmco.com>
To: ...
Subject: BOOK SAMPLE

Hey, y'all:

Attached is an excerpt from one of our books that will be available on the net in April. I thought you'd like an early look.

Dan

----- Forwarded message

Posted: Thu, 02 Feb 95 13:24:01 -0500
Date: Thu, 02 Feb 95 13:24:01 -0500
From: "" <startup@hmgate.hmco.com.umc.vax3>
To: maurer@hmgate.hmco.com.umc.vax3
Subject: Auto-reply from startup@hmco.com

--

STARTUP: A Silicon Valley Adventure
by Jerry Kaplan
to be published May 3, 1995 by Houghton Mifflin Company List price: \$22.95

Copyright 1994 Jerry Kaplan
All rights reserved

For permission to reproduce selections from this book, write to Permissions, Houghton Mifflin Company, 215 Park Avenue South, New York, New York, 10003

DESCRIPTIVE COPY

Jerry Kaplan had a dream: he would redefine the known universe (and get very rich) by creating a new kind of computer. All he needed was sixty million dollars, a few hundred employees, a maniacal belief in his ability to win the Silicon Valley startup game.

Kaplan, a well-known figure in the computer industry, founded GO Corporation in 1987, and for several years it was one of the hottest new ventures in the Valley. *Startup* tells the story of Kaplan's wild ride: how he assembled a brilliant but fractious team of engineers, software designers, and

investors; pioneered the emerging market for hand-held computers operated with a pen instead of a keyboard; and careened from crisis to crisis without ever losing his passion for his revolutionary idea. Along the way, Kaplan vividly recreates his encounters with eccentric employees, risk-addicted venture capitalists, and industry giants such as Bill Gates and John Sculley. And no one -- including Kaplan himself -- is spared his sharp wit and observant eye.

Part con game, part show biz, part cutthroat competition, the computer business is an irresistible corporate soap opera. *Startup* is the first insider's account of what goes on behind the screen, and this entertaining book makes high-stakes capitalism a thrilling adventure.

Jerry Kaplan hasn't learned his lesson. Not long after GO was sold to AT&T, he started a new company, this one devoted to reinventing on-line shopping. He and his family live near San Francisco.

STARTUP will be available at bookstores everywhere, beginning in May 1995. To reserve a copy of the book directly from the publisher call 1-800-225-3362

E-mail addressed to KAPLANJ@hmco.com will be forwarded to the author.

The following is an uncorrected excerpt from the forthcoming book STARTUP to be published May 3, 1995 by Houghton Mifflin Company. The excerpt includes the Table of Contents, Prologue, Chapter 1, and the Index.

TABLE OF CONTENTS

Prologue

1. THE IDEA
2. THE DEAL
3. THE COMPANY
4. THE FINANCING
6. THE PROPOSAL
7. THE PARTNER
8. THE ANNOUNCEMENT
9. THE WAR
10. THE SPINOUT
11. THE SWITCH
12. THE BUBBLE
13. THE REVERSAL
14. THE SHOWDOWN

Epilogue

Author's Note

Chronology

Appendix

Glossary

Index

PROLOGUE

Going, going, gone. The auction was over. The last of the obsolete personal computers, engineers' cubicles, and other debris of a corporate shipwreck was finally liquidated, sold piecemeal to a crowd of hopeful entrepreneurs looking for a bargain to help float their new ventures. A few curious bottom fishers hovered around the stacked remains of electronic pens, flat-panel displays, and plastic cases, picking over the artifacts of the dead company's product: a portable computer operated by a pen instead of a keyboard.

To those of us who had pinned our hopes on this novel concept, the auction seemed vaguely sacrilegious, like watching treasure hunters dredge up human remains in their search for valuables. But it was clear to me, as the person who had launched the enterprise in the first place, that our passions and ideas had simply outlived their host, only to take root elsewhere in Silicon Valley. GO Corporation, and its offspring, EO, never quite found its market, but the concept of a pen computer remains as seductive as ever.

Still, I had to accept that impossible, final truth: GO was gone. Six years, hundreds of jobs, \$75 million--all gone. If statistics were all that mattered, the story would end here. But behind the numbers lies a portrait of life at the edge of

the corporate universe, where the intrepid and the imprudent play a perpetual high-stakes game of creation. The goal is to establish new companies, magical engines of prosperity that spawn products, jobs, and wealth. The price of admission is a radical idea, one powerful enough to motivate people, attract investment, and focus society's energy on improving the way people work and play. But there is also a darker side to the story, a cautionary tale about what can happen to a young company when its timing is wrong, its technology too speculative, and its market not yet ready.

As the winning bidders arranged to pick up their goods, I realized that the origin of GO could be traced back well before its founding in 1987, to a day in early 1979 when I first learned the truth about scientific progress from my Ph.D. dissertation advisor at the University of Pennsylvania.

A shy Indian man with a shiny, balding head and an occasional stutter, Dr. Joshi was widely known for his brilliant work in artificial intelligence. Our weekly meetings to help me find a thesis topic were more like therapy sessions than academic discussions. Most of the time he would sit silently behind his desk, watching me wrestle with some difficult question at the blackboard. When I was particularly down, he would offer a cryptic bit of encouragement: "You're not wrong, you know."

I had spent the past several months puzzling obsessively over an obscure problem in computational linguistics. One day, I explained to Dr. Joshi that I had searched the entire library for a clue to the solution, but without success.

"Perhaps you should try a different approach, Jerry."

"Like what?"

He pointed to the clock on his wall. It was round with no numerals, only single tick marks for the hours. "What time is it?"

"Four-thirty." I thought he was pointing out that our hour was up.

Instead, he walked over and rotated the clock a quarter turn to the right.

"Now what time is it?" In its new position, the clock looked exactly as it had before, except for the position of the hands.

"Seven forty-five."

"Are you certain? Rotating a clock doesn't change the time, does it?" He had a point, but I didn't know what to make of it. "It only says four-thirty because someone decided that's what it means. What's on the wall is a dial with two hands, yet what you see is the time." I was still confused. He sighed, then continued. "All that's happened is that you've walked to the edge of the great mosaic of human knowledge. Up until now, you've been living in a world full of ideas and concepts that other people have set out for you. Now it's your turn. You get to design a piece of the mosaic and glue it down. It just has to fit with what else is there. And if you do a good job shaping your tile, it will be easier for the next person to fit his around yours."

"You're saying that I've been looking for an answer when really I should be making one up?"

He looked relieved. "Don't believe the bull about science being only an objective search for truth. It's not. Being a scientist also requires the skills of a politician. It's a struggle to define the terms, to guide the debate, and persuade others to see things your way.

If you're the first one there"--again he pointed to the clock--"you get to say what it is that others will see."

As I drove back to my apartment, the answer to my problem came to me. When I got inside, I called Dr. Joshi and gave him a hasty review of my thinking. I could hear the sound of chalk against blackboard as he worked out the logic. After a long silence, he finally spoke.

"Beautiful. Now all you have to do is write it up and get out of here.

There's nothing else I can teach you."

Surely, I thought, he was being funny--this was just his way of complimenting me on a good idea. "Come on, that's not true at all!" I said.

"I suppose there *is* one other thing." He suddenly sounded more serious.

"What's that?"

"Just remember that ideas last longer than people or things. Your ideas will go further if you don't insist on going with them."

You know, he was not wrong.

CHAPTER ONE

THE IDEA

"Is this thing war surplus?"

"Huh?"

The taxi driver didn't get it. We were racing down a narrow road in the suburbs of Boston, lurching from pothole to pothole. Each bump rattled the vehicle as though a shell had exploded nearby. The maroon logo on the door read "Veterans Taxi." The driver was vintage antiwar sixties--short graying beard, ponytail held by a rubber band, and a Cossack hat with ear flaps as a concession to the bitter February cold. I was to meet Mitchell Kapor at Hanscom Field at nine A.M. sharp to check out his new toy, a personal jet. The trip from the Cambridge offices of Lotus Development Corporation--the company he had founded in 1982, only five years earlier--was supposed to take less than thirty minutes, but I was late, and lost. Mitchell had been clear that he wanted to depart promptly so we could arrive in San Francisco in time for his lunch appointment.

The pavement widened without warning, and a stoplight signaled our reentry into the civilized world. The access road circled the field to the Butler Aviation terminal, where the private planes were parked. As instructed, we drove through an unobtrusive gate onto the field. Several small planes and a single jet sat in the passenger loading area, randomly scattered like animals maintaining a safe distance at a communal watering hole. I was relieved to see Mitchell just ahead of us, pulling suitcases and tote bags from the trunk of his dark gray 1984 Audi sedan.

The unmarked jet was painted a nondescript brown and beige. A narrow gangway of four or five steep steps was carved out of its middle. Two large men in vaguely official dark blue outfits sporting epaulets and caps stood at ease on either side of the stairs, waiting for a limousine to deliver their new boss, the founder of the world's largest independent software company. They nervously eyed the two young men in blue jeans struggling toward them with bags hanging off both shoulders.

"Can we get some help, please?" Mitchell bellowed. The two men froze momentarily, realizing that this young guy with shirttails hanging out the back of his ski jacket was their man. They ran forward to relieve us of our luggage.

"Good morning, Mr. Kapor," one of the crewmen said.

"Call me Mitchell, and this is Jerry. He's hitching a ride today. We're splitting the gas."

Mitchell laughed at his own joke. The operating cost of the craft was more than a thousand dollars an hour, much of which was high-grade jet fuel. The crewmen glanced at each other in disbelief and then introduced themselves as the pilot and copilot.

We climbed the steps to find a cramped, tubular cabin decorated in dark brown fabric and wood paneling. It looked like a miniature old-fashioned men's club. There was a narrow aisle down the middle, just tall enough to stand in, with four seats along the right but only two seats along the left, followed by a couch long enough to lie down on. I imagined that the couch was there in case the jet's owner got lucky with a passenger--a sort of airborne version of the mattress in back of a pickup truck. Mitchell, a devoted family man, wouldn't see it this way, but I was single and more attuned to such possibilities. A custom-made bar, with cutouts for bottles, displayed the varieties of hard liquor favored by the previous owners--a bank whose executives had lived well before falling on harder times. There were also several Cuban cigars and packs of playing cards.

"We can get rid of this stuff," Mitchell said. "Some Diet Coke and sugarless gum would be fine."

His face impassive, the pilot made a note.

I first met Mitchell Kapor in 1984, when he wandered into my office unannounced and asked what artificial intelligence might mean to personal computers. I was a logical person to ask, having completed my Ph.D. in the field five years earlier.

After graduating from Penn in 1979, I joined the research staff of Stanford University. Stanford had the pace and style of a country club, with research grants blowing in through every open window. After slaving away for years on graduate studies and working every odd job I could find to support myself, I felt as if I had died and gone to heaven. It was a dream job, with virtually no responsibilities other than to think about something interesting and write up my ideas once in a while. In the absence of any objective measures of success, the tenured professors in the computer science department took to alternative means of establishing their self-worth, mainly by infighting and collecting academic titles. After about a year and a half of pastoral bliss, I concluded it was unhealthy to retire at the vital age of twenty-eight.

Early in 1981, everyone in sight was starting companies. I was unexpectedly offered the opportunity to join a new artificial intelligence company called Teknowledge, formed by a group of Stanford professors. Teknowledge built expert systems, computer programs that used knowledge gleaned from human experts to reason through complex problems, like diagnosing obscure forms of cancer.

Accustomed to the academic environment, the researchers did their work on large, symbolic computers called LISP machines, oblivious of the personal computer revolution

taking place around them. The LISP machine was a classic boondoggle, built mainly under government grant and sold mainly to government research projects. An expensive, high-performance computer, the LISP machine was to the personal computer what an F-15 fighter jet was to a Cessna 150.

About two years into this endeavor, I suspected that similar results could be obtained at far lower cost on a personal computer. So I commandeered an IBM PC and started to write programs in my spare time.

Within a few months, I had a number of promising prototypes up and running. In a remarkable coincidence, this was precisely when Mitchell came to visit, asking his question.

We immediately hit it off, and talked about how to design a flexible database to manage personal information--notes, ideas, to-do lists, phone messages, and the like--as opposed to corporate data such as billing and inventory records. Mitchell offered me a consulting contract to develop these ideas into a product, working directly with him and another scientist named Ed Belove. I could work at home, in the wooded hills just west of Stanford, with occasional visits to Lotus's offices in Cambridge.

For the next year or so, I lived and worked alone for extended periods, accompanied only by my cat, Critter P. Spats, the sole remaining evidence of a long-gone live-in girlfriend. Realizing that I might benefit from greater human contact, I took the proceeds from the sale of my Teknowledge stock and purchased a condominium on "crooked" Lombard Street in San Francisco. The constant flow of tourists down this cobblestoned landmark made me feel as if I had moved out of the wilderness onto the banks of the river of humanity. The cat loved the extra attention.

Shuttling to Boston about once a month, I worked closely on the Lotus project with Mitchell and Ed. Our efforts resulted in a new type of program we dubbed a personal information manager, or PIM. As the project neared completion, we officially named the product Lotus Agenda.

In February 1987, I was hitching a ride back to San Francisco on Mitchell's new jet to show him some extra features we'd added to the product at the last minute.

Once we were on board, Mitchell started to search through his luggage. There were tote bags and briefcases everywhere. It was essential that the discriminating technophile travel with a variety of computers, portable phones, organizers, chargers, adapters, cords, and extra batteries, as well as the latest industry weeklies, computer magazines, and newspapers. I wondered if this was why Mitchell felt he needed his own jet--checking all this stuff on a commercial flight would be a nightmare. When he was comfortably ensconced in a fortress of electronics, he took off his ski jacket, revealing his trademark outfit:

a formal Hawaiian shirt (white background) over loose-fitting jeans.

Mitchell was a big man, nearly six feet tall, and walked with a boyish bounce. He had a wave of dark hair with a touch of gray at the temples, betraying his thirty-six years. His two front teeth were slightly askew, giving him the faintest aspect of a woodchuck, which was seconded by his zeal and diligence. I could see that he was perspiring lightly from our hurried boarding.

I looked like a junior Mitchell, the same height but twenty pounds lighter, though my hair was a bit more gray. The same ill-fitting designer jeans--crafted for some platonic *GQ* ideal, not a son of Abraham--curved under my waist and hung loose around my rear.

Inevitably, the bottom button of my shirt fell above the belt buckle, leaving the shirtheads free to wander their separate ways, revealing a roll of flesh. Like Mitchell, I was locked in perpetual battle with my weight, but the stakes were higher--I couldn't afford to carry the girth of a typical middle-aged husband, for fear of never becoming one.

We settled into the front pair of seats.

"Put your seat back in the full upright position, and fasten your seat belt tight and low across your lap," Mitchell admonished me with mock seriousness.

We spent the next several minutes repeating verbatim the inescapable Big Brother rituals of the commercial airlines. We were soon laughing hysterically, and the pilots must have thought we were nuts.

After taxiing a short distance, we were off the ground, climbing at a steep angle. We sat in silence for the next few minutes, watching the ground recede and feeling very regal.

As soon as we leveled off, Mitchell pulled out his latest gadget-- the lightest, most powerful portable computer available. This remarkable machine, the Compaq 286, packed all the power of the most recent generation of desktop personal computers into a box about the size and weight of a small sewing machine. The numeric designation 286 was not selected at random. It indicated that the product contained at its core a microprocessor chip called the 80286, designed and manufactured by Intel Corporation.

In the mid-1980s, computer cognoscenti had a penchant for substituting technobabble for plain talk. This served a useful purpose. Learning to use a computer--much less to program one--required a level of personal commitment commensurate with learning the piano, and a similar level of innate talent. It attracted people who had difficulty with the messy business of human relations, preferring instead the company of predictable and infinitely patient machines. This devotion was rewarded with valuable skills and friendships. Former wallflowers suddenly found themselves accepted into a new society of like-minded people who were more comfortable communicating through electronic mail than face to face. Now they could mask their awkwardness behind CPUs, RAMs, and modems. Geeks became chic.

A secret language was the key to the club, like the lingo used by each generation of teenagers to identify kindred souls and exclude ignorant grownups. It made the members of this new caste feel special, smarter than everyone else. The embarrassment that ordinary people felt about their lack of computer knowledge only reinforced this feeling. But just knowing the model number of a computer wouldn't help you join the secret society--you had to know how to *pronounce* it. Nowhere was it written that 80286 should be read "eighty, two eighty-six," as opposed to "eight-zero-two-eight-six" or some other variation. Welcome to the club.

"Bear with me," Mitchell said. "I've got to update my notes." He began to rifle through his pockets, pulling out small pieces of paper. Some were yellow stickies, some were pages ripped from a spiral-bound pocket notebook; there was even the stray napkin or gum wrapper. Mitchell was a prolific note taker, jotting down every interesting idea and reference within earshot. You never knew when he was going to strike out and appropriate the nearest writing implement and fragment of paper. On one particularly frantic occasion, I saw him tear the corner off a page of the *New York Times* and write in the L-shaped margin.

Making sense of this motley collection of ideas, phone numbers, and reminders was Mitchell's passion. That's why he was so committed to Lotus Agenda--he desperately needed the product himself. He powered up the Compaq 286 and waited while the machine went through its lengthy startup process.

Mitchell rolled his eyes, whistled, and tapped his foot in exaggerated impatience. With Agenda finally up and running, he began typing in his accumulated scraps of notes with the efficiency of an executive secretary.

"You know, this is really the pits," he said. "It doubles the time it takes for me to keep organized. I wish there was some way for me to get all this stuff directly into the computer and skip the paper."

That sounded like a challenge to me.

"Look, Mitchell, it seems that the real question is how small and light you can make a portable computer."

"Well, what are the largest components?"

I thought for a second. "The disk drives are one problem. They

--- End of forwarded mail from creemer@netcom.com (David Z. Creemer)

--

Gregg Kellogg

MicroUnity Systems Engineering, Inc.

255 Caspian Drive, Sunnyvale, Ca 94089-1015 gregg@microunity.com

.

From: woody (Jay Tomlinson)
Sent: Monday, February 06, 1995 1:38 PM
To: 'euterpe-checkins-dist'; 'lisar'; 'tbr'; 'tom'
Subject: euterpe/verilog/bsrc/at at.V at_control.pim atpadcd.Veqn

Update of /p/cvsroot/euterpe/verilog/bsrc/at
In directory staypuft:/N/auspex/root/s20/woody/chip/euterpe/verilog/bsrc/at

Modified Files:

at.V at_control.pim atpadcd.Veqn

Log Message:

Fix internal at timing problem. internally a 2nd copy of paR11[47] was added.
Update placement.

Local atgards results (at-final.topt.log):

Atoms:	count	atom	bjt	isrc	pld	clock
BJT Totals:	1491	9553	21958	14426	14032	6694

Congratulations! No timing or DC Load violations!

Includes ex11test fix (erroneously called out bdownharder in last release).

From: dane (Dane Snow)
Sent: Monday, February 06, 1995 4:56 PM
To: 'wayne'
Cc: 'hestia'; 'bill'; 'tbr'; 'noel'
Subject: Re: Main board power-up

> From wayne Fri Feb 3 17:33:10 1995
>
>
> I still in the beginning here, but I think we have a problem on the
> DC-DC Modules 3.3V output. This is what I've done so far. Using the
> DC Load set to Resistance Mode I went through ~ 10 each settings
> ranging from 1ohm to .35ohms. Upon power-up using the AC-DC Module, I
> get an overshoot of ~1.6V for 1ms through the different resistance
> values. Measurement points were at Euterpe and by the DC-DC Module.
> I'm going to follow through with this, by contacting RO, and taking
> some more measurements under different conditions. I can really use
> that additional data as I asked before if we want to make these tests
> a little more realistic.
>

Wayne,

If it will help, I have a simulation of the ecl current source behavior as the power supply is ramped up. The test circuit includes all of the relevant blocks from bgknobgen, a bellybutton, and a 1mA isrc (M=40). When multiplied by an appropriate factor representing the total number of active isrc's, this should give a reasonable representation of the load versus supply voltage characteristic.

Dane

From: Buffalo Chip [chip@rhea]
Sent: Monday, February 06, 1995 6:32 PM
To: 'geert@rhea'
Subject: pager log message

page from chip to geert:

Release euterpe/verilog/bsrc/at BOM 47.0 initiated by woody completed @ Mon Feb 6 16:29:34
PST 1995 with exit status 0.. chip

.

From: geert (Geert Rosseel)
Sent: Monday, February 06, 1995 7:14 PM
To: 'wampler'
Cc: 'billz'; 'dickson'; 'geert'; 'mws'; 'tbr'; 'woody'
Subject: New top-level Euterpe

Hi Kurt,

I've got a new top-level Euterpe . The main difference with the previous one is that I swapped sr and at placement. Can you route this please ?

Geert

From: Geert Rosseel [geert@rhea]
Sent: Monday, February 06, 1995 7:15 PM
To: 'geert@rhea'
Subject: pager log, sender copy

page from geert to wampler:
New top-level Euterpe ready to route. geert

.

From: tbr
Sent: Tuesday, February 07, 1995 12:18 AM
To: 'pmayer (Patricia Mayer)'
Subject: Re: Latest status
Follow Up Flag: Follow up
Flag Status: Red

Patricia Mayer wrote (on Mon Feb 6):

Great!

I was actually thinking it would be nice if we had 2 designs to layout in parallel. Perhaps the daughter card for Howard and even the Herminator for myself.

Would it be appropriate to give him a copy of our Allegro standards (I just edited today.) and PCB Guidelines at this time?

Seems like the bottle neck will be getting the netlists in. With that solved we ought to have pandora mnemo, pandora euterpe, hestia main, hestia daughter to go at.

It will be fine to give him a copy of your document as soon as he has executed the NDA. You will need to keep careful track of what you hand over so we can be sure to get everything back if this is not permanent. In fact, we should have a general discussion about security/confidentiality etc right at the start.

Tim

.

From: pmayer (Patricia Mayer)
Sent: Tuesday, February 07, 1995 1:10 AM
To: 'tbr'
Cc: 'pmayer'
Subject: Re: Latest status

> From tbr Mon Feb 6 22:17:51 1995
> Date: Mon, 6 Feb 1995 22:17:48 -0800
> From: tbr (Tim B. Robinson)
> To: pmayer (Patricia Mayer)
> Subject: Re: Latest status
> Content-Length: 838
>
>
> Patricia Mayer wrote (on Mon Feb 6):
> Great!
> I was actually thinking it would be nice if we had 2 designs to layout
> in parallel. Perhaps the daughter card for Howard and even the
> Herminator for myself.
> Would it be appropriate to give him a copy of our Allegro standards
> (I just edited today.) and PCB Guidelines at this time?
>
> Seems like the bottle neck will be getting the netlists in. With that
> solved we ought to have pandora mnemo, pandora euterpe, hestia main,
> hestia daughter to go at.

Until then , Howard can review our parts process and help out in the part creation.

>
> It will be fine to give him a copy of your document as soon as he has
> executed the NDA. You will need to keep careful track of what you
> hand over so we can be sure to get everything back if this is not
> permanent. In fact, we should have a general discussion about
> security/confidentiality etc right at the start.
>

Right, I'll make up an "in-house" proprietary note book for him, not to leave the building. I'd like to have a meeting to review the documents with him, perhaps Wednesday afternoon, with Glen, David, Philip, Wayne... Anyone else?
-pattie

From: hopper (Mark Hofmann)
Sent: Tuesday, February 07, 1995 2:53 AM
To: 'Jay Tomlinson'
Cc: 'geert (Geert Rosseel)'; 'tbr (Tim B. Robinson)'
Subject: Re: pim2pif

Jay Tomlinson writes:

Currently uu is failing in pass2 with the following error from pim2pif (from /u/woody/chip/euterpe/verilog/bsrc/uu/gards/uu-pass2.pim.warn):

```
FATAL: cell unbarryre4x0/u0 [unbarryre4x0/u0 XBOR3DH24S] at matrix position [77 1
(empty...)], instance of xbor3dh24s,
...is out of bounds (> maxy)
...Requested x,y origin 3690 1196, 48x by 3y
...Bounding box: (2, 2) (4777, 1195)
...[ In units of most fundamental atom. ]
...No obstructions hindered placement.
...Constraint list:
...unbarryre4x0/u0 [unbarryre4x0/u0 XBOR3DH24S] [77 1 ] width 48
```

In pass1.pif, the cell is placed at (from /u/woody/chip/euterpe/verilog/bsrc/uu/gards/uu-pass1.pif):

```
unbarryre4x0/u0 0 0 crit 2 xbor3dh16s 3690 713
```

In pass1.pof, the cell is placed at (from /u/woody/chip/euterpe/verilog/bsrc/uu/gards/uu-pass1.pof):

```
UNBARRYRE4X0/U0 7.440000 5.712000 AUTO 2 XBOR3DH16S 3690 713
```

Note that from pass1 to pass2 y changed from 713 to 1196. Any idea what happened and how I can work around this? Both .pim files have '.yoffset 479'

>From this message I would guess that row 77 of UU is too wide for its space. Row 77 has width 4777 - 3690 or 1087 fundamental X-atoms in space. The log file should show how wide row 77 would be, assuming no obstructions. If that value is higher than 1087 then that's the problem. Probably Topt has powered up a cell from pass1 to pass2 and the row is now too wide to fit.

-hopper

.

From: tom (Tom Laidig (tau))
Sent: Tuesday, February 07, 1995 7:33 AM
To: 'Tim B. Robinson'
Cc: 'ericm (Eric Murray)'; 'tau'
Subject: Re: new auspex partitions

Tim B. Robinson writes:

| Eric Murray wrote (on Mon Feb 6):

| i've installed the 9gb disks.
| there's two regular partitions, /s7 and /s8, and
| one mirrored partition /s48.
| /s7 and /s8 are not striped, i did not stripe them
| because when one spindle dies under striped partitions there
| is more stuff to restore. the thought of having to restore 9gb
| makes my head hurt.

Yeah, the thought of having an 18GB failure group is scary from a few
standpoints. I still vividly recall losing a bunch of work that hadn't
had a chance to be captured on a backup...

| /s48 is for the CVS tree.
| i'd like to save one of the other two partitions to use for
| moving filesystems off of more of the old 1.35gb disks so we can
| install more 9gb disks.
|
| i gave /s47 (well most of it anyhow) to gmo for software build trees.

| Thanks eric. Sounds good. Tom, when you move the repository over,
| will that include the software part of the tree also?

I hadn't thought about it, but I certainly could. It looks as if
collecting all the auspex cvs repositories (which excludes mnemosyne and
terpsichore, which are on rama:/s10) would fill s48 to 55%. This says I
probably don't want to add very much else, if anything.

Do you know who the keeper(s) of the software tree is, so I can
coordinate the move? Fortunately, the move can be done in stages, with
only one directory tree at a time being unavailable.

--
ooooO Ooooo
() ()
\(tau)/
() ()

.

From: hopper (Mark Hofmann)
Sent: Tuesday, February 07, 1995 8:51 AM
To: 'Bob Sutherland'
Cc: 'graham (Graham Y. Mostyn)'; 'fwo (Fred Obermeier)'; 'vant'; 'brianl (Brian Lee)'; 'Tim B. Robinson'
Subject: Re: CAD resources

Bob Sutherland writes:

Well, it appears the chronic Ptolemy resource problem has again arisen. While discussing with BrianL about when he expects to be able to spend some dedicated time to Ptolemy, it became apparent that this 'short-term' overload would continue throughout the year.

I think we need to get more people in to support the tool development we need. Brian Smith expects to be available for continuing work on the socket interface so there is progress, but Dave Vanthof has not had any chance at all to address the Concept/ptcl link, and BrianL has been on-and-off on the edif link to the point where every week I have to re-expose myself to the last blockage before proceeding.

So. Ideas.

Bob,

With CMOS Euterpe coming up as soon as Euterpe tapes out, you are correct, our CAD resources are strained. I propose two solutions: Fred should have some time to help out. He is working Csyn/Celltest of Euterpe and massage extensions, but can probably spare some cycles to look at the Ptolemy interfaces. Brianl will be available part time, but is working on bringing the CMOS timing libraries on line. Dave needs to spend his time getting Euterpe DRC and LVS clean. My second proposal is to try to attract someone from the Berkeley Ptolemy group to come here, either on a consulting basis or full-time. Fred has a contact there whom he will talk with.

-hopper

From: lisar (Lisa Robinson)
Sent: Tuesday, February 07, 1995 9:28 AM
To: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Subject: Test Status

BOM 218 running on Zycad - (register dependancy tests)
BOM 223 running on IKOS

Note: ltlb_1 and reg_conflict_1 both ran okay

New business

regdepend_r19204_0 218 - Miscompare trace in /n/aphrodite/s3/euterpe/verilog/bsrc/res/3295.18357
regdepend_r19368_0 218 - Miscomparetrace in /n/aphrodite/s3/euterpe/verilog/bsrc/res/3295.18357

dcache_sz_16k_1 223 - X - trace on rhodan /s3 6295.15970

icache_func_1 223 New trace in 6295.18837 on rhodan /s3

dcacheharder2_0 223 - Bad - trace on rhodan /s3 6295.18639
nbhiprio_0 223 - Bad - trace on rhodan /s3 6295.18639

nb_slow 223 - Running a longgggg time trace on rhodan /s3 7295.19105

watchtest 223 - X - trace /n/rhodan/s3/euterpe/verilog/bsrc/res/4295.7973 - running in verilog
So far going to bad - Jeff could you take a look at the wrap.log on nosferatu /s2.

Old Business

brmisstest_0 223 - X dump on rhodan /s3

dcacheannoying_V 223 - Goes to X dump on nosferatu /s2
dcachenoalloc_V 223 - Goes to X dump on nosferatu /s2
dcachenoalloc_0 223 - Goes to bad dump on nosferatu /s2

xlu_field_5_1 223 - X - trace /n/rhodan/s3/euterpe/verilog/bsrc/res/4295.29774

icache_sz_4k_1 223 } traces in 5295.7249 Jeff these are for you!
icache_sz_8k_1 223 }
icache_sz_16k_1 223 }

ex11test 218 - Dump on nosferatu /s2
uncruptharder_0 220 - Dump on nosferatu /s2
dcache_func_1 216 - hung dcachenoalloc NEW dump available ~tbr

ex15test 223 - went to bad (expected) trace in /n/rhodan/s3/euterpe/verilog/bsrc/res/5295.4119

exresgcmprietest1_0 }
exresgexpitest1_0 }
exresgmshritest1_0 }
exresgrotritest1_0 } 223 - all went to bad (expected) trace in /n/rhodan/s3/euterpe/verilog/bsrc/res/5295.4119
exresgshlittest1_0 }
exresgshritest1_0 }
exresgucmprietest1_0 }
exresguexpitest1_0 }

```

exresgushritest1_0  }

barrel_1            218 - trace in /n/rhodan/s3/euterpe/verilog/bsrc/res/1295.11572, recreating with smaller test dramex

saaseasy            218 - Dump on nosferatu /s2 - Problem understood
scaseasy            218

dcache_sz_4k_1      216 - went to X      } Traces in /n/rhodan/s3/euterpe/verilog/bsrc/res/30195.18441
dcache_sz_8k_1      216 - went to X

exlocktest_0

bgate_U

dram_load_config1_0  }
dram_store_unique_config1_0  } Test build problem (.config said 0)
dramharder_config1_0  }

cerbarbeasy_0       Lisa R to run again as verilog run is well behaved

exr1easy            214 - dump on /n/nosferatu/s2 ... problem understood

Have not yet been run:
-----
saastest_0
scastest_0

watchtest_0

dcache_stress_1
dcache_except_1

nb_1
nb_hermes_1
nb_combo_1

oc-synch_U
oc_align_at
align_ld_1
align_st_1

doubleextest_0
cerberrtest_0
cerbstarttest_0
doublemctest_0
iorupttest_0
ruptpintest_0
brimmlongtest_0

interrupt_1
mem_1
cache_1
exception_1
bgate_1
barrel_1
synch_1
gtlb_miss_1

dcache_perf_ldlt_1
dcache_perf_stlt_1
dcache_perf_ldstlt_1

```

dcache_perf_ldst5t_1

addr_map_dram

fva_conflict_1
hermes_conflict_1
dcache_conflict_1
atomic_conflict_1

interrupt_U
exception_U
bgate_U
mem_U
tlb_U
synch_U
barrel_U
cache_U
gtlb_miss_U

Cannot yet be run:

instr_U
instr_1
tlb_1
insn_1
nulltest
unix

Newly available tests

xlu_rotate_1_1
xlu_rotate_2_1
xlu_expand_1_1
xlu_compress_1_1
xlu_extract_1_1
xlu_field_1_1
xlu_field_2_1
xlu_field_3_1
xlu_field_4_1
xlu_copyswap_1_1
xlu_copyswap_2_1
xlu_copyswap_3_1
xlu_copyswap_4_1
xlu_shufflemux_1_1
xlu_select_1_1

Not yet implemented:

brcolltest_0
brcrosstest_0
exprietest_0
canceltest_0
hermtotest_0
cerbtotest_0
hermertest_0
cerberrtest_0
eventregtest_0
exintbashtest_0
cerb_registers_0
cerberror_0
testerinit_0

memmap_0
doubleextest_0
cerberrtest_0
cerbstarttest_0
doublemctest_0
iorupttest_0
ruptpintest_0
iorupttest_0
nbbashtest_0
cerbraw_0
cerbarbtests
hcplltests

From: woody (Jay Tomlinson)
Sent: Tuesday, February 07, 1995 10:11 AM
To: 'hopper'
Cc: 'geert'; 'tbr'
Subject: pim2pif

hopper,

Currently uu is failing in pass2 with the following error from pim2pif (from /u/woody/chip/euterpe/verilog/bsrc/uu/gards/uu-pass2.pim.warn):

```
FATAL: cell unbarryre4x0/u0 [unbarryre4x0/u0 XBOR3DH24S] at matrix position [77 1
(empty...)], instance of xbor3dh24s, ...is out of bounds (> maxy) ...Requested x,y origin
3690 1196, 48x by 3y ...Bounding box: (2, 2) (4777, 1195) ...[ In units of most
fundamental atom. ] ...No obstructions hindered placement.
...Constraint list:
...unbarryre4x0/u0 [unbarryre4x0/u0 XBOR3DH24S] [77 1 ] width 48
```

In pass1.pif, the cell is placed at (from /u/woody/chip/euterpe/verilog/bsrc/uu/gards/uu-pass1.pif):

```
unbarryre4x0/u0 0 0 crit 2 xbor3dh16s 3690 713
```

In pass1.pof, the cell is placed at (from /u/woody/chip/euterpe/verilog/bsrc/uu/gards/uu-pass1.pof):

```
UNBARRYRE4X0/U0 7.440000 5.712000 AUTO 2 XBOR3DH16S 3690 713
```

Note that from pass1 to pass2 y changed from 713 to 1196. Any idea what happened and how I can work around this? Both .pim files have '.yoffset 479'

Jay

.

From: geert (Geert Rosseel)
Sent: Tuesday, February 07, 1995 10:15 AM
To: 'hopper'; 'vanthof@MicroUnity.com'
Cc: 'dickson'; 'hopper@MicroUnity.com'; 'sysadm'; 'tom'; 'vant'; 'wampler'
Subject: Re: What happened to /n/auspex/s34 ?

> It definitely looks like automounter problems.

I has similar problems at the end of last week. I could not get to /n/ghidra/s3 from several SPARC 10's . Not good since that is where I build Euterpe .

Geert

From: rmm (Richard Meller)
Sent: Tuesday, February 07, 1995 12:34 PM
To: 'hestia'; 'bill'

Lee Hill (EMC consultant) was here on Fri. 2/3/95. The analog hardware group and Bill Herndon and Wayne Freitas met with Lee to discuss the Hestia PCB. Lee brought up a handfull of issues regarding the present PCB:

- 1) Lee beleaves we will need some sort of positive gasket contact between the PCB grounds and the aluminum housing for adequate shielding of the compartments.
- 2) In the audio section we are returning the signal to (Chassis?)ground. Lee indicated that there will be a ground loop when our box gets connected to anything else with an earth ground. This will cause degradation of the audio quality.
- 3) In the phone section the input trace goes above chassis ground which might be a problem (lightning strikes) as far as dielectric breakdown is concerned. Later in the meeting Lee sort of reversed his opinion and said that it might be OK because fr4 has alot of dielectric strength.
- 4) Lee noticed a few high impedacnce traces which are not referenced to a ground near the output RJ11 connectors. These traces will act like radiators; any RF voltages > 1mv leaving the box will cause failure of FCC EMC requirements.
- 5) The AC/DC module has long traces at input/output before seeing any decoupling capacitors. These traces will act as radiators.

Lee seemed skeptical of the present board being able to achieve the 100 dB desired isolation from Vcc to input signal line of the box.

The above is what I have in my notes. Anyone else in the meeting who might have somthing to add feel free.

Rick M.

From: lisar (Lisa Robinson)
Sent: Tuesday, February 07, 1995 3:39 PM
To: 'craig'; 'tbr'
Cc: 'bobm'; 'dickson'; 'euterpe'; 'jeffm'
Subject: double machine check bit

According to the TSA and the Euterpe MicroArchitecture document bit 60 of oclet 7 is the double machine check bit.

Calliope and the current implementation of Euterpe use this bit to indicate low voltage or temperature.

What is bit 59 in Euterpe oclet 7 intended to be used for (current documentation says this bit is reserved for indicating additional causes of reset) and could it be used for double machine check.

Lisa R.

From: vanthof (vant)
Sent: Tuesday, February 07, 1995 6:26 PM
To: 'tbr (Tim B. Robinson)'; 'geert (Geert Rosseel)'
Cc: 'vanthof (Dave Van't Hof)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'; 'vo (Tom Vo)'
Subject: A bunch of new layouts ready for a getbom in snapshot

Hello,

I've checked in and released a bunch of layouts for euterpe which need to be updated. Once this is done, then Geert, can you regenerate the baseplate and new layout files for me? Then I can start up another fullchip drc run. This time the metals should be very clean compared to previous runs.

Please let me know when this is available so I can start up the drc runs.

Paging can be done at anytime.

Thanks,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: tbr
Sent: Tuesday, February 07, 1995 11:37 PM
To: 'lisar'
Subject: forwarded message from Mark Hofmann
Follow Up Flag: Follow up
Flag Status: Red

----- Start of forwarded message -----

Return-Path: <hopper>

Received: from tomato.microunity.com by gaea.microunity.com (4.1/muse1.3)
id AA19130; Tue, 7 Feb 95 14:51:43 PST

Received: from localhost by tomato.microunity.com (8.6.4/muse-sw.3)
id OAA01880; Tue, 7 Feb 1995 14:51:24 -0800

Message-Id: <199502072251.OAA01880@tomato.microunity.com>

In-Reply-To: <199502072145.NAA14810@narcissus.microunity.com>; from "Bob Sutherland" at Feb 7, 95 1:45 pm

X-Mailer: ELM [version 2.3 PL11]

From: hopper (Mark Hofmann)

To: ras@MicroUnity.com (Bob Sutherland)

Cc: graham (Graham Y. Mostyn), fwo (Fred Obermeier), vant, brianl (Brian Lee),
tbr (Tim B. Robinson)

Subject: Re: CAD resources

Date: Tue, 7 Feb 95 14:51:23 GMT

Bob Sutherland writes:

Well, it appears the chronic Ptolemy resource problem has again arisen. While discussing with BrianL about when he expects to be able to spend some dedicated time to Ptolemy, it became apparent that this 'short-term' overload would continue throughout the year.

I think we need to get more people in to support the tool development we need. Brian Smith expects to be available for continuing work on the socket interface so there is progress, but Dave Vanthof has not had any chance at all to address the Concept/ptcl link, and BrianL has been on-and-off on the edif link to the point where every week I have to re-expose myself to the last blockage before proceeding.

So. Ideas.

Bob,

With CMOS Euterpe coming up as soon as Euterpe tapes out, you are correct, our CAD resources are strained. I propose two solutions: Fred should have some time to help out. He is working Csyn/Celltest of Euterpe and message extensions, but can probably spare some cycles to look at the Ptolemy interfaces. Brianl will be avialable part time, but is working on bringing the CMOS timing libraries on line. Dave needs to spend his time getting Euterpe DRC and LVS clean. My second proposal is to try to attract someone from the Berkeley Ptolemy group to come here, either on a consulting basis or full-time. Fred has a contact there whom he will talk with.

- hopper

----- End of forwarded message -----

.

From: lisar (Lisa Robinson)
Sent: Wednesday, February 08, 1995 12:08 AM
To: 'billz'; 'dickson'; 'mws'; 'woody'
Cc: 'doi'; 'jeffm'; 'tbr'
Subject: euterpe verilog targets

You will need to pick up the newly checked in hc/hc_device.V if you need to run a verilog simulation with the he pli. Eg all of the _0_sim_v_sim_l_sim targets etc. The parameter startup_cycles was changed to be startup-cycles in the latest build of verilog with the he pli.

Lisa R.

.

From: tbr
Sent: Wednesday, February 08, 1995 12:35 AM
To: 'pmayer'
Subject: board schedule
Follow Up Flag: Follow up
Flag Status: Red

I don't know yet if mouss will be calleing a schedule meeting for the morning (11am usually). If he does, I'd like to have something to say about schedules for the boards we have in the immediate future (ie main and daughter new rev's, euterpe and mnemo for pandora). Can you get me a first cut by 10am?

Tim

.

From: lisar (Lisa Robinson)
Sent: Wednesday, February 08, 1995 1:21 AM
To: 'jeffm'
Cc: 'billz'; 'dickson'; 'mws'; 'tbr'; 'woody'; '~/Mail/euterpe'
Subject: Re: Test Status - dcache_sz_16k and icache_func

I have a dump of dcacheharder2_V (both the _0 and _V version got to bad).
It is on rhodan /s3.

Lisa R.

From: lisar (Lisa Robinson)
Sent: Wednesday, February 08, 1995 9:14 AM
To: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Cc: 'geert'
Subject: Test Status

Just an update

BOM 218 running on Zycad - (register dependancy tests)
BOM 223 running on IKOS

New business

brmisstest_0 223 - Deadlocked? dump on rhodan /s3
dcacheharder2_0 223 - Bad - trace on rhodan /s3 6295.18639 - _V dump on rhodan /s3
dcacheharder3_0 223 - Bad - trace on rhodan /s3 7295.9430 - _V dump on rhodan /s3

dcache_sz_4k_1 223 - went to X } Traces in /n/rhodan/s3/euterpe/verilog/bsrc/res/7295.19339
dcache_sz_8k_1 223 - went to X }
dcache_sz_16k_1 223 - X - trace on rhodan /s3 6295.15970

icache_func_1 223 New trace in 6295.18837 on rhodan /s3

watchtest 223 - X - Doesn't seem to be taking a machine check, trying to get a dump

Old Business

dcacheannoying_V 223 - Test fix in
dcachenoalloc_0 223 - Goes to bad dump on nosferatu /s2 - Fix released

xlu_field_5_1 223 - X - trace /n/rhodan/s3/euterpe/verilog/bsrc/res/4295.29774 trying to get a dump

icache_sz_4k_1 223 } traces in 5295.7249 Jeff these are for you!
icache_sz_8k_1 223 }
icache_sz_16k_1 223 }

exl1test 218 - Dump on nosferatu /s2
uncruptharder_0 220 - Dump on nosferatu /s2
dcache_func_1 216 - hung dcachenoalloc NEW dump available ~tbr

ex15test 223 - went to bad (expected) trace in /n/rhodan/s3/euterpe/verilog/bsrc/res/5295.4119

exresgcmpritest1_0 }
exresgexpitest1_0 }
exresgmshritest1_0 }
exresgrotritest1_0 } 223 - all went to bad (expected) trace in /n/rhodan/s3/euterpe/verilog/bsrc/res/5295.4119
exresgshlittest1_0 }
exresgshritest1_0 }
exresgucmpritest1_0 }
exresguexpitest1_0 }
exresgushritest1_0 }

barrel_1 218 - trace in /n/rhodan/s3/euterpe/verilog/bsrc/res/1295.11572, recreating with smaller test dramex

exlocktest_0

bgate_U

cerbarbeasy_0 Lisa R to run again as verilog run is well behaved

exrleasy 214 - dump on /n/nosferatu/s2 ... problem understood

Need sync ops:

saaseasy 218 - Dump on nosferatu /s2 - Problem understood

scaseasy 218

saastest_0

scastest_0

nb_slow 223 - Running a longgggg time trace on rhodan /s3 7295.19105

nb_1

nb_hermes_1

nb_combo_1

dcache_stress_1

dcache_perf_ldst5t_1

icache_stress_1

icache_perf_5t_1

align_at_1

fva_conflict_1

hermes_conflict_1

dcache_conflict_1

atomic_conflict_1

oc-synch_U

synch_1

Have not yet been run:

doubleextest_0

doublemctest_0

cerbstarttest_0 - Need to build a "custom" simulator

iorupttest_0

ruptpintest_0 - Need to build a "custom" simulator

dcache_except_1

align_ld_1

align_st_1

dcache_perf_ldlt_1

dcache_perf_stlt_1

dcache_perf_ldstlt_1

addr_map_dram

interrupt_1

mem_1

cache_1

exception_1

bgate_1

barrel_1

gtlb_miss_1

interrupt_U
exception_U
bgate_U
mem_U
tlb_U
synch_U
barrel_U
cache_U
gtlb_miss_U

Cannot yet be run:

instr_U
instr_1
tlb_1
insn_1
nulltest
unix

Newly available tests

xlu_rotate_1_1
xlu_rotate_2_1
xlu_expand_1_1
xlu_compress_1_1
xlu_extract_1_1
xlu_field_1_1
xlu_field_2_1
xlu_field_3_1
xlu_field_4_1
xlu_copyswap_1_1
xlu_copyswap_2_1
xlu_copyswap_3_1
xlu_copyswap_4_1
xlu_shufflemux_1_1
xlu_select_1_1

Not yet implemented:

brcolltest_0
brcrosstest_0
brimmlongtest_0
exprietest_0
canceltest_0
hermtotest_0
cerbtotest_0
hermerrtest_0
eventregtest_0
exintbashtest_0
cerb_registers_0
cerberror_0
testerinit_0
memmap_0
nbbashtest_0
cerbraw_0
cerbarbtests
hcplltests

From: dickson (Richard Dickson)
Sent: Wednesday, February 08, 1995 11:00 AM
To: 'geert'
Subject: rich_euterpe

geert,

i finally got thru the gplace part of
'gmake rich_euterpegards' but when it got to the garoute step it didn't route anything
???? the log file is at dickson/euterpe/verilog/bsrc/aaa. my initail route of es last nite
ran out of disc space but it was iterating and i was hoping that it stopped in a state
that it still could be used but i guess that could be problem.
email me as i am still at home.

dickson

From: bobm (Bob Morgan)
Sent: Wednesday, February 08, 1995 11:17 AM
To: 'euterpe'
Subject: EMA v1.6 cerberus pages

Hi,
One of the version 1.6 microarchitecture documents
I distributed was missing the cerberus registers
information. I don't know how this could have happened,
but if anybody else's copy is also missing these pages,
would you let me know? I'll print off those pages and
add them to your copy for you.
Thanks,
Bob

.

From: vanthof (vant)
Sent: Wednesday, February 08, 1995 11:21 AM
To: 'sysadmin'
Cc: 'vanthof (Dave Van't Hof)'; 'hopper (Mark Hofmann)'
Subject: missing libsuntool.so.0 on mothra

Hello,

I tried to fire up a non-graphical version of our layout tool (compass) on mothra and I got this:

ld.so: libsuntool.so.0: not found

This program does appear to work on tomato and euterpe. Could this be updated on mothra?

Thanks,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h>
Don't blame me, I didn't vote for him!

From: pmayer (Patricia Mayer)
Sent: Wednesday, February 08, 1995 11:21 AM
To: 'tbr'
Subject: Re: board schedule

> From tbr Tue Feb 7 22:35:16 1995
> Date: Tue, 7 Feb 1995 22:35:13 -0800
> From: tbr (Tim B. Robinson)
> To: pmayer
> Subject: board schedule
> Content-Length: 314
>
>
> I don't know yet if mouss will be calleing a schedule meeting for the
> morning (I am usually). If he does, I'd like to have something to say
> about schedules for the boards we have in the immediate future (ie
> main and daughter new rev's, euterpe and mnemo for pandora). Can you
> get me a first cut by 10am?
>
> Tim
>

I have put together a very aggressive schedule, on your chair...
Is this what your looking for?

-Pattie

.

From: bobm (Bob Morgan)
Sent: Wednesday, February 08, 1995 11:30 AM
To: 'euterpe'
Subject: EMA v1.6 cerberus info

As it turns out, the cerberus pages were not missing from the copy I mentioned...just out of order. I still don't know why though. anybody else have this problem in their book?
Thanks,
Bob

.

From: doi (Derek Iverson)
Sent: Wednesday, February 08, 1995 11:57 AM
To: 'hardheads'
Subject: New version of the hermes verilog model installed

I have installed a new version of the hermes verilog model on the HP and Sun machines during this 10-o'clock disturbance. This new version has the capability to use a configuration file instead of using the `h_config()` call and a number of other modifications.

Specifics can be found in `/u/chip/euterpe/doc/verify.html` document.

Also, both `'startup-cycles'` and `'startup_cycles'` options are accepted to remain backward compatible.

If you have any questions about this install, please call.

Derek

From: dickson (Richard Dickson)
Sent: Wednesday, February 08, 1995 12:25 PM
To: 'geert'
Subject: rich_euterpe

geert,

how come when i was routing iq ctioi cp cj gt and uu i was able to route when i "gmake rich_euterpegards" and now all i'm doing is changing the exclud lists ???? what has changed in the mean time ?

dickson

From: graham (Graham Y. Mostyn)
Sent: Wednesday, February 08, 1995 12:57 PM
To: 'ras'
Cc: 'pandora'
Subject: Re: Pandora Transmitter

The specific applications of the mixed signal Pandora module - besides interfacing to Hestia - do need clarification.
However, it is seen as a general purpose stimulus/test device rather than a commercial headend source.

We'll discuss this in tomorrow's group meeting, and David Bulfer and I are also arranging a follow-on meeting with Marketing to clarify.
The restricted dynamic range of the converters for more demanding applications has been raised before.

Graham.

```
> From: ras Wed Feb 8 10:39:33 1995
> From: ras (Bob Sutherland)
> Subject: Pandora Transmitter
> To: graham (Graham Y. Mostyn)
> Date: Wed, 8 Feb 95 10:39:28 PST
> Cc: pandora
> X-Mailer: ELM [version 2.3 PL11]
> Content-Length: 1795
>
> I have read the Pandora Notes and find a few errors concerning the
section
> on upcovnversion.
>
> I was asked by Graham to do the following:
>
> > General purpose test application/cable head-end/Hestia dev platform
> > ** Bob to evaluate cost/signal quality/development time parameters
> > for the transmit output, and the tradeoff of commercial upconverters
> > vs. MUSE built upconverters.
> > (This material will be used for discussion with customers next
> > month.)
>
> The performance aspect of the development generated the result that we
> could not perform (with exisitng CO) the function equivalent to the
> performance of a commercial headend product. This prompted the e-mail
> response in the notes. (There was no response).
>
> The 17" (19" is standard, what does a 17" unit look like) upconverter
was not
> discussed (with me, anyway).
>
> As you note from the e-mail response, we have several options.
Depending
> on the actual requirement (is it a headend, or just a schlock
remodulator
> translated to an arbitrary TV channel) we must do different things.
> My understanding is that it's a headend performance unit. This then
prompted
> the following response to an e-mail (on muse.pandora) about a schlock
> remodulator option:
>
> >What the hell is this!!!
> >
> >There is nothing in the Pandora Technical specification that covers
> >the
transmitter
> >section performance for anything othe than channel 3/4 modulator or
```

uplink.

> >
> >If we are required to support this, I recommend that the cognizant
people be included
> >in the discussion. We still have no closure on what the performance
criteria is for
> >the signal sample. Is it headend quality, or channel 3/4 remodulator
quality?
>
> The question still remains.. what exactly are we building?
>
> --
> "No!No!.. Don't pull on that.. you never know what it's attached to."
>
> RAS
>

From: dickson (Richard Dickson)
Sent: Wednesday, February 08, 1995 4:14 PM
To: 'geert'
Subject: rich_euterpe

geert,

it appears that the fix to Makefile.tst did something good. i can see that the route is proceeding as expected.
thanks for easing my frustration :)

dickson

.

From: tbr
Sent: Wednesday, February 08, 1995 5:28 PM
To: 'yves (Jean-Yves Michel)'
Cc: 'noel'; 'pandora'; 'vijay@MicroUnity.com'
Subject: Re: Linear power supplies
Follow Up Flag: Follow up
Flag Status: Red

Jean-Yves Michel wrote (on Wed Feb 8):

Vijay wrote on Tue Feb 7:

>
> I saw you mnote to Pandora regarding Power dissipation. I need your help
> in clarifying your note so that I can write a power supply spec.
>
>
>
> I am trying to spec the outout of the Linears at -9V @ ? amps, 28V @ ?amps.
>

Vijay, the mail you are referring to, was not intended to spec the linear supplies of pandora. I was answering to Tom's request for the thermal analysis of one possible Calliope brick.

In the future we may have more designs according to customer requests (ISDN interface for instance). Also the CMOS Euterpe brick will probably use the 28 and -9V.

Here are my best guesses for non-3.3V supply needs:

	24V	12V	5V	-5V
* cable calliope module:	0.3	2.7	0.8	0.3
* isdn calliope module:		0.2	0.7	0.1
* cmos euterpe module :			0.7	0.3
* unforeseen needs:	0.2	0.5	1.0	0.2

TOTAL used :	0.5	3.4	3.2	0.9
local regulator losses:	0.1	1.0	0.7	0.7

Needed 28V supply power	8.9 W			
Needed -9V supply power	1.6 W			

Assuming that: * we generate locally (inside modules, when needed) 24V and -5V with linear regulators (4V drop-out)
* we generate +12 and +5V using local high efficiency DC-DC regulators (>80%) followed (or not) by linear regulators

So I suggest we design the 28V supply for about 10W or 360mA and the -9 V supply for 2W or 220mA.

If anybody disagree or has different guesses or wants more margin, please

let me know.

This seems to overlook the fact that the CMOS Euterpe will be 5V for its main power ($>100\text{W}$).

.

From: tbr
Sent: Wednesday, February 08, 1995 5:30 PM
To: 'geert'
Cc: 'dbulfer'
Subject: CMOS euterpe power
Follow Up Flag: Follow up
Flag Status: Red

How are the Hermes outputs on the CMOS euterpe going to be referenced to the power rails? I'm worried that if we reference them to the upper rail we will need split supplies of 3V and -2V to make them compatible with the bipolar Mnemosyne.

A similar (but perhaps easier to manage problem) may arise with the Cerberus output.

Tim

From: tbr (Tim B. Robinson)
Sent: Wednesday, February 08, 1995 5:30 PM
To: 'geert'
Cc: 'dbulfer'
Subject: CMOS euterpe power

How are the Hermes outputs on the CMOS euterpe going to be referenced to the power rails? I'm worried that if we reference them to the upper rail we will need split supplies of 3V and -2V to make them compatible with the bipolar Mnemosyne.

A similar (but perhaps easier to manage problem) may arise with the Cerberus output.

Tim

.

From: geert (Geert Rosseel)
Sent: Wednesday, February 08, 1995 5:46 PM
To: 'tbr'
Cc: 'dbulfer'
Subject: Re: CMOS euterpe power

Well you make a very good point and I don't know the answer to that one yet. Do we have 3 V easily available on the Cronus module ? Can we bring in the 3V supply just for the Hermes channel I/O ?

Geert

From: fwo (Fred Obermeier)
Sent: Wednesday, February 08, 1995 6:19 PM
To: 'hardheads'
Subject: Csyn Euterpe BOM 223 errors

Hi,

Csyn now performs more stringent checks on wired emitter (w) and wired collector (y) nodes. If one uses a #w or #y, then the # must match among all the driver nodes. If one uses numberless w or y, then all drivers must use the same numberless w and/or y. More restrictive checks will follow.

The Output Short check errors found in tbr_euterpe-pass1.splvs generated from bsrc BOM 223.0 are listed below. Please let me know when these errors have been fixed.

Thanks,
Fred.

excerpts from
/u/fwo/chip.bsrc/euterpe/verilog/bsrc/SAVE.223/pelagon/*.csyn
Lines beginning with # are my comments:

error (OutputShortCheck.1309) in file "tbr_euterpe-pass1.splvs":
drivers must have same num of collectors

```
topmost net:
  instance path:  top.xgtlb.x2p_1      .tail_vw_1
  cellname path:  top.gtlb .tlbxrblk.tail_vw_1
drivers:
  instance path:  tlbxrblk.x2p_1      .tail_vw_1
  cellname path:  tlbxrblk.tlbvtail0.tail_vwy_1
  instance path:  tlbxrblk.x1p_1      .x1p_1      .x1x1p_1 \
                  .x12p_1      .x4p_1      .tail_vw
  cellname path:  tlbxrblk.tlbr74col.tlbr8cols0.tlbr8col\
                  .tlbrwliels0.tlbrwliels.tail_vw
  ... many tlbr74col lines delete ...
```

Remove the 'y' from tail_vwy_1 since many more tlbr74col # cells don't use the 'y'.

warning (AnalyzeWiredLeafNodes.483) in file "tbr_euterpe-pass1.splvs":
leaf nodes have inconsistent wire designations

```
Connect list, cnlst, seeded from node tail_vwy_1
outputs:  WiredEmitters?  WiredCollectors?
tlbrwliels.rwl_an2p427v TRUE  TRUE
tlbrwliels.tail_vw      TRUE  TRUE
... many tail_vw deleted ...
tlbvtail0.tail_vwy_1    TRUE  TRUE
```

Change rwl_an2p427v to rwl_an2p427vw

Change tail_vwy_1 to tail_vw_1

error (OutputShortCheck.1302) in file "tbr_euterpe-pass1.splvs":
drivers must have same num. of emitters

```
topmost net:
  instance path:  top.xgtlb.x2p_1      .x1p_1      .x1p_1      \
                  .x1x1p_1 .rwl_an2p427vwy_10
  cellname path:  top.gtlb .tlbxrblk.tlbr74col.tlbr8cols0\
                  .tlbr8col.rwl_an2p427vwy_10
drivers:
  instance path:  tlbr8col.x12p_1      .x10x4p_1 .rwl_an2p427v_10
  cellname path:  tlbr8col.tlbrwliels0.tlbrwliels.rwl_an2p427v
# Change or fix both rwl_an2p427v to rwl_an2p427vw
```

```

warning (AnalyzeWiredLeafNodes.483) in file "tbr_euterpe-pass1.splvs":
  leaf nodes have inconsistent wire designations
    Connect list, cnlst, seeded from node tail_vwy_1
    outputs:      WiredEmitters?      WiredCollectors?
    tlbrwllisel.rwl_an2p427v TRUE      TRUE
    tlbrwllisel.rwl_an2p427v TRUE      TRUE
    tlbrwllisel.tail_vw      TRUE      TRUE
    ... many tail_vw deleted ...
    tlbvtail0.tail_vwy_1      TRUE      TRUE

    topmost net:
      instance path:      top.xgtlb.x2p_1      .xlp_1      .xlp_1      .x1xlp_1
.rwl_an2p427vwy_11
      cellname path:      top.gtlb
.tlboxrblk.tlboxr74col.tlboxr8cols0.tlboxr8col.rwl_an2p427vwy_11
    drivers:
      instance path:      tlboxr8col.x12p_1      .x11x4p_1      .rwl_an2p427v_11
      cellname path:      tlboxr8col.tlbrwllisels0.tlbrwllisel.rwl_an2p427v

warning (AnalyzeWiredLeafNodes.483) in file "tbr_euterpe-pass1.splvs":
  leaf nodes have inconsistent wire designations
    Connect list, cnlst, seeded from node tail_vwy_1
    outputs:      WiredEmitters?      WiredCollectors?
    tlbrwllisel.rwl_an2p427v TRUE      TRUE
    tlbrwllisel.rwl_an2p427v TRUE      TRUE
    tlbrwllisel.rwl_an2p427v TRUE      TRUE
    tlbrwllisel.tail_vw      TRUE      TRUE
    ... many tail_vw deleted ...
    tlbvtail0.tail_vwy_1      TRUE      TRUE

    topmost net:
      instance path:      top.xgtlb.x2p_1      .xlp_1      .xlp_1      .x1xlp_1
.rwl_an2p427vwy_12
      cellname path:      top.gtlb
.tlboxrblk.tlboxr74col.tlboxr8cols0.tlboxr8col.rwl_an2p427vwy_12
    drivers:
      instance path:      tlboxr8col.x12p_1      .x12x4p_1      .rwl_an2p427v_12
      cellname path:      tlboxr8col.tlbrwllisels0.tlbrwllisel.rwl_an2p427v

... same true for rwl_an2p427vwy_0 through rwl_an2p427vwy_63 ...
-----

```

From: doi (Derek Iverson)
Sent: Wednesday, February 08, 1995 6:25 PM
To: 'guarino'; 'gmo'; 'jeffm'; 'sandeep'; 'wayne'; 'gregg'
Cc: 'hestia'
Subject: Software Bringup Meeting Minutes - February 8, 1995

Software Bringup Meeting

February 8, 1995

Next Meeting: February 15 at 10:00 am.

Attendees: jeffm, guarino, gregg, doi, sandeep

New Action Items

-
Item: Specify and Design ISA/Cerberus Card
Who: gmo and others?
Status: New

Item: Refine remote debugging environment
Who: sandeep
Status: New

We have to decide how control (and state) is to be returned to the debug stub after a test runs.

Review of Action Items

Item: IKOS support for "fake calliope"
Who: jeffm
Status: Pending.

In order to run our realtime benchmark test, we need some way to get data in and out of the HW simulator at the speed of a Calliope access. We would also like some way to cause fake calliope events to be posted at regular intervals.

A number of possibilities were discussed during the meeting:

- o add a fake calliope to the verilog/zycad hermes model.
- o connect to a 'real' calliope on the hw simulator
- o possibly fake out events by having a timer on euterpe simulating the events that a calliope would generate.

Since the meeting I have talked with Lisa R. about some of these solutions. It was calculated that the earliest that we would have IKOS cycles to run such a test would be about the middle of March and this would be about the time frame that we could have a calliope running on the IKOS too. This seemed like the best decision.

Item: Status of Euterpe/Mnemo simulation
Who: jeffm, gmo
Status: Pending.

Jeffm figured that in 2 - 3 weeks time there would be a need

for terp/mnemo capability to support the verification effort.
An issue was raised that this may not be enough time for the
required additions to terp to be made.

Item: Test interleaved access
Who: guarino
Status: Pending.

Loretta started to look at this but requires terp support.
Terp changes are on hold until the real-time benchmark is
is running again.

Item: Create a microkernel that doesn't access calliope
Who: sandeep
Status: In progress. Expected completion 2/15

Item: Build microkernel tests for IKOS
Who: sandeep, doi
Status: In progress. Expected completion 2/15

Create images for boot test, snapshot images for microkernel
tests.

Item: DVT boot
Who: sandeep
Status: In progress.

First step is to get nano-boot running on the HW simulator.

Item: Unsnap code
Who: sandeep, guarino
Status: Pending.

This is expected to be started 2/15.

Item: Run real-time test (mpeg benchmark) on the HW simulator.
Who: gregg
Status: In progress.

There are problems getting the benchmark to run on the
software simulator. Work continues to find out where
the problems are. The compilers, simulator, kernel, and
benchmark areas are 'frozen' (in terms of checking in
new changes) until the problem has been identified.

Item: Build scripting/UI capabilities above gdb for regression tests.
Who: doi
Status: On hold until the the boot, gdb boot stub, and virtual devices
are complete.

Item: Create performance test plan
Who: jeffm, guarino
Status: [11/30] No progress as focus is on functionality.

We continue to run tests to help us compare terp vs hardware
performance.
We still need to put together the actual performance tests that
need to be run on the hardware.

Completed Items

Item: More investigation on CBI and workstation interface issues.
Who: guarino, wayne

Status: Done.

It was decided that there will be a development effort to create a ISA card that talks cerberus. A new item has been created to track this new task.

Item: Implement parallel port device driver for Linux on PC.

Who: jerry, doi

Status: Cancelled.

We are no longer looking at a parallel/Cerberus interface solution.

Item: Rerun dcacheharder and icacheharder tests and get cycle count results.

Who: doi

Status: [01/11] Done.

Lisar ran the tests and has the cycle counts.

Item: Define and implement a snapshot environment for the HW and SW simulators.

Who: jeffm, gmo, guarino

Status: [11/30] Done.

This has been defined and a second item has been created to track the individual items to be worked on.

Item: Implement and bring-up boot, gdb boot stub, and virtual device support on the software simulator.

Who: sandeep/gmo

Status: Done.

This basic task has been complete. New items have been created to track modifications/enhancements.

Item: Simulator needs to understand 'reset'

Who: gmo

Status: [11/30] Done (but waiting for the 'defrosting' of the sw environment.

Test Status

Jeff talked about test and debug status.

Software Simulator Status (left over from the 2/1 Meeting)

Requests for additional terp functionality:

- Reset (in test)
- X (uninitialized) values
- checkpoint/snapshot
- Hermes devices at all Hermes addresses
- Observe functionality of Cerberus bits (e.g. Hermes channel enable)
- Wrapping spaces (especially DRAM)
- "fake calliope" support
- holes in the address space, unimplemented Hermes channels

to cause machine checks

From: vanthof (vant)
Sent: Wednesday, February 08, 1995 6:28 PM
To: 'paulp (Paul Poenisch)'
Cc: 'vanthof (Dave Van't Hof)'; 'hopper (Mark Hofmann)'; 'tom (Thomas Laidig)'; 'geert (Geert Rosseel)'; 'bpw (B. P. Wong)'; 'efelias (Eldred Felias)'
Subject: n+ Implant errors in gtlb

Paul,

The fullchip lower drc's came back today and there are about 45000 N+ Implant drc violations in the gtlb section. By doing a grow/shrink of 4.5, the min spacing violations would go away in this case. Last week there was some effort into cleaning these up, what was the outcome?

These are the only drc errors left in euterpe lower layers and the metals are almost clean as well. I'd like to come to a resolution on this quickly to get the database in a stable state.

Thanks,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: dbulfer (David Bulfer)
Sent: Wednesday, February 08, 1995 6:28 PM
To: 'Tim B. Robinson'
Cc: 'yves (Jean-Yves Michel)'; 'noel (Noel Verbiest)'; 'pandora'; 'vijay@MicroUnity.com'
Subject: Re: Linear power supplies

tbr writes:

>

> This seems to overlook the fact that the CMOS Euterpe will be 5V for
> it's main power (>100W).

>

This is all in reference to the ultra low noise power requirements of the Calliope module.
I think that we have 5V covered. I do, though, think it is important to nail down the
foundary for the CMOS Euterpe.
It would be a shame to run it at 5V.

David

.

From: dbulfer (David Bulfer)
Sent: Wednesday, February 08, 1995 6:32 PM
To: 'Jean-Yves Michel'
Cc: 'tbr (Tim B. Robinson)'; 'pandora'
Subject: Re: Linear power supplies

>
> Ooops! I thought CMOS Euterpe will also be 3.3V.

Last I heard, we don't have a foundary. I don't think that we know if it is 5V or 3.3.

>
> Anyway, the analog circuits will definitely not share anything with this 5V.
> Also for power efficiency, would not it be much better to have a special power
> supply for this 5V with a DC-DC converter directly from 300V rather than
> going in 2 steps: 300 to 28 and 28 to 5?

>
We are not using a 300V PS for Pandora. All voltages are directly generated from the AC line.

David

From: dbulfer (David Bulfer)
Sent: Wednesday, February 08, 1995 6:39 PM
To: 'Geert Rosseel'
Cc: 'tbr (Tim B. Robinson)'
Subject: Re: CMOS euterpe power

>
> Well you make a very good point and I don't know the answer to that
> one yet. Do we have 3 V easily available on the Cronus module ? Can we
> bring in the 3V supply just for the Hermes channel I/O ?

>
> Geert

>
We will make what ever voltages necessary available. 3V is certainly available. The question is "Do we need 5V in that slot also?"

Correct me if I am wrong, but it is my understanding is that we are still looking for a CMOS foundary since our friends seem to be a dubious source.

David

--

From: vanthof (vant)
Sent: Wednesday, February 08, 1995 7:02 PM
To: 'geert (Geert Rosseel)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'vo (Tom Vo)'; 'hopper (Mark Hofmann)'
Cc: 'vanthof (Dave Van't Hof)'
Subject: short in euterpe

There is a power/ground short in euterpe. When I get home, I'll start up the quadrant short checks again.

Thanks,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: tbr
Sent: Wednesday, February 08, 1995 7:03 PM
To: 'lisar (Lisa Robinson)'
Cc: 'bobm'; 'craig'; 'dickson'; 'euterpe'; 'jeffm'
Subject: double machine check bit
Follow Up Flag: Follow up
Flag Status: Red

Lisa Robinson wrote (on Tue Feb 7):

According to the TSA and the Euterpe MicroArchitecture document bit 60 of oclet 7 is the double machine check bit.

Calliope and the current implementation of Euterpe use this bit to indicate low voltage or temperature.

What is bit 59 in Euterpe oclet 7 intended to be used for (current documentation says this bit is reserved for indicating additional causes of reset) and could it be used for double machine check.

OK. Let's move double machine check to bit 59 and retain bit 60 as the status of the bg3stack.

Tim

From: tbr (Tim B. Robinson)
Sent: Wednesday, February 08, 1995 7:03 PM
To: 'lisar (Lisa Robinson)'
Cc: 'bobm'; 'craig'; 'dickson'; 'euterpe'; 'jeffm'
Subject: double machine check bit

Lisa Robinson wrote (on Tue Feb 7):

According to the TSA and the Euterpe MicroArchitecture document bit 60 of oclet 7 is the double machine check bit.

Calliope and the current implementation of Euterpe use this bit to indicate low voltage or temperature.

What is bit 59 in Euterpe oclet 7 intended to be used for (current documentation says this bit is reserved for indicating additional causes of reset) and could it be used for double machine check.

OK. Let's move double machine check to bit 59 and retain bit 60 as the status of the bg3stack.

Tim

.

From: tbr
Sent: Wednesday, February 08, 1995 7:25 PM
To: 'dbulfer (David Bulfer)'
Cc: 'Geert Rosseel'
Subject: Re: CMOS euterpe power
Follow Up Flag: Follow up
Flag Status: Red

David Bulfer wrote (on Wed Feb 8):

>
> Well you make a very good point and I don't know the answer
> to that one yet. Do we have 3 V easily available on the
> Cronus module ? Can we bring in the 3V supply just for
> the Hermes channel I/O ?
>
> Geert
>
We will make what ever voltages necessary available. 3V is certainly available. The question is "Do we need 5V in that slot also?"

Correct me if I am wrong, but it is my understanding is that we are still looking for a CMOS foundary since our friends seem to be a dubious source.

Our friends are no source at all. Mouss wants something truly portable and as I understand the current plan we are back to CSM.

I think we have to assume we have 150W of 5V available as an alternative to the 85W of 3.3V but that we will still want the 3.3V available to power the output drivers.

Tim

From: Tim B. Robinson [tbr@gaea.microunity.com]
Sent: Wednesday, February 08, 1995 7:25 PM
To: 'David Bulfer'
Cc: 'Geert Rosseel'
Subject: Re: CMOS euterpe power

David Bulfer wrote (on Wed Feb 8):

>
> Well you make a very good point and I don't know the answer
> to that one yet. Do we have 3 V easily available on the
> Cronus module ? Can we bring in the 3V supply just for
> the Hermes channel I/O ?

>
> Geert
>

We will make what ever voltages necessary available. 3V is certainly available. The question is "Do we need 5V in that slot also?"

Correct me if I am wrong, but it is my understanding is that we are still looking for a CMOS foundary since our friends seem to be a dubious source.

Our friends are no source at all. Mouss wants something truly portable and as I understand the current plan we are back to CSM.

I think we have to assume we have 150W of 5V available as an alternative to the 85W of 3.3V but that we will still want the 3.3V available to power the output drivers.

Tim

From: dickson (Richard Dickson)
Sent: Wednesday, February 08, 1995 8:29 PM
To: 'geert'
Subject: rich_euterpe

geert,

it did in fact work with this mornings Makefile.tst

there are some conjection points which i am attempting to solve.

thanks dickson

.

From: dickson (Richard Dickson)
Sent: Wednesday, February 08, 1995 8:35 PM
To: 'tbr'
Subject: euterpe cerberus reg 07

tim,

this is how it is currently wired.

bit 63 terpreset_anm
bit 62 terpreset_anm
bit 61 meltdn_abm
bit 60 sok_ab0pm
bit 59 ddmchk_am
bit 58 exevthrd_am
bit 57 wdogto_am
bit 56 cerbxer_abm
bit 55 SCRCErr_abm
bit 54 SCmdErr_abm
bit 53 hcto_am

i dont remember why bit 63 and 62 are the same ???

dickson

From: fwo (Fred Obermeier)
Sent: Wednesday, February 08, 1995 8:54 PM
To: 'brianl'; 'fwo'; 'geert'; 'tom'; 'wingard'
Subject: incorrect phi_a/phi_b net hookups.

Hi,

To quell possible fears over a csyn loophole, I've confirmed that there isn't a bug in csyn's checking of phi nets.

As Drew suggested, I've added a test case to the csyn rules file, and csyn does indeed catch this wiring error on a smaller example.
So the differential input swing check is correctly identifying this error.

I haven't gotten csyn to run to completion on euterpe since I made changes to ignore top-level interface pins on differential inputs.
I've been fixing csyn core-dump errors I've recently introduced while trying to speed up the phi checking for the differential input swing checks that only euterpe seems to tickle. Once I get this code working on euterpe, I'll make sure the error list I sent Geert is also produced by these netlists.

You'll notice that the last Euterpe Csyn e-mail I sent out didn't say anything about Differential Input Swing checks. I'm keeping around the older versions of the splvs decks to check this once I get csyn working faster again.

Fred.

.

From: tbr
Sent: Wednesday, February 08, 1995 10:05 PM
To: 'dickson (Richard Dickson)'
Subject: euterpe cerberus reg 07
Follow Up Flag: Follow up
Flag Status: Red

Richard Dickson wrote (on Wed Feb 8):

tim,

this is how it is currently wired.

bit 63 terpreset_anm
bit 62 terpreset_anm
bit 61 meltdn_abm
bit 60 sok_ab0pm
bit 59 ddmchk_am
bit 58 exevthrd_am
bit 57 wdogto_am
bit 56 cerbxer_abm
bit 55 SCRCErr_abm
bit 54 SCmdErr_abm
bit 53 hcto_am

i dont remember why bit 63 and 62 are the same ???

They aren't defined to eTb the same. Bit 63 means "reset or self test complete". Bit 62 means "reset or self test successful". Since we originally had no self test only reset was relevant, and that could not fail, so we just wired both bits to the inverse of the reset bit, so they were bot cleared during reset, and set at the end.

I think this is still what we want for Euterpe, but in mnemo we will have built in self test, so bits 63 and 62 will have different sources depending on whether self test is enabled or not.

Tim

From: vanthof (vant)
Sent: Wednesday, February 08, 1995 10:35 PM
To: 'solo (John Campbell)'
Cc: 'vanthof (Dave Van't Hof)'; 'hopper (Mark Hofmann)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'vo (Tom Vo)'; 'geert (Geert Rosseel)'
Subject: cache has the power/ground short

John,

I finally checked into why the cache lvs was running so long. There is a power/ground short in it. The lvs job is currently in LVSCHEM (the compare stage) and is completely bogus. I'm going to kill this run and manually restart it after this particular stage so as to get the shorting polygons. This will help in tracking down the euterpe short.

Hope this is okay.

Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: lisar (Lisa Robinson)
Sent: Wednesday, February 08, 1995 11:30 PM
To: 'dickson'
Cc: 'jeffm'; 'tbr'
Subject: watchtest or cerbraw

Rich

Rich I think that these tests are failing because x's are propagating after a read of octlet 7 from the rawdata field.

In the dump /n/nosferatu/s2/euterpe/verilog/cerbraw_0.dump the signal Csample_abm becomes true after the signal rdring07_bm doesn't this mean that the rawdata is missed and the X's that were in the latch propagated?

Lisa R.

From: hopper (Mark Hofmann)
Sent: Thursday, February 09, 1995 2:45 AM
To: 'Geert Rosseel'
Cc: 'tbr (Tim B. Robinson)'; 'tom (Thomas Laidig)'; 'vo (Tom Vo)'
Subject: Re: GARDS problem

Geert Rosseel writes:

I've run into a problem with GAROUT. It dies after a couple of hours in line-search. It's not giving any indications why. I've run it twice and it dies in exactly the same spot (about 38% complete).

I believe it has something to do with the RLOAD step. I need to do the RLOAD step for getting the XLU wires. I ran the route before without the RLOAD step and it completed. After I added the RLOAD step, it died twice. The RLOAD step did finish properly as far as I can see.

I need help ...

Geert

All the data is in /n/ghidra/s3/geert/euterpe/verilog/bsrc
makefile outputs are : rload.out and route.out

Could this be one of those limits problems that Kurt had worked around by substituting another release version of the Gards code?

-hopper

From: vanthof (vant)
Sent: Thursday, February 09, 1995 8:21 AM
To: 'solo (John Campbell)'
Cc: 'vanthof (Dave Van't Hof)'; 'hopper (Mark Hofmann)'; 'geert (Geert Rosseel)'
Subject: cache short appears to be gone now

I believe I've fixed the short in the cache. The shorts run came back clean.
I'm still going to let the shorts checks for euterpe continue today, then I'll start up another fullchip run.

Thanks,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: geert (Geert Rosseel)
Sent: Thursday, February 09, 1995 8:58 AM
To: 'tbr'; 'tom'; 'vo'
Cc: 'hopper'
Subject: GARDS problem

I've run into a problem with GAROUT. It dies after a couple of hours in line-search. It's not giving any indications why. I've run it twice and it dies in exactly the same spot (about 38% complete).

I believe it has something to do with the RLOAD step. I need to do the RLOAD step for getting the XLU wires. I ran the route before without the RLOAD step and it completed. After I added the RLOAD step, it died twice. The RLOAD step did finish properly as far as I can see.

I need help ...

Geert

All the data is in /n/ghidra/s3/geert/euterpe/verilog/bsrc
makefile outputs are : rload.out and route.out

From: solo (John Campbell)
Sent: Thursday, February 09, 1995 9:20 AM
To: 'vant'
Cc: 'vanthof (Dave Van't Hof)'; 'hopper (Mark Hofmann)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'vo (Tom Vo)'; 'geert (Geert Rosseel)'
Subject: Re: chache has the power/ground short

as vant was saying

..
..

..John,

.. I finally checked into why the cache lvs was running so long. There

is

..a power/ground short in it. The lvs job is currently in LVSCHM (the compare

..stage) and is completely bogus. I'm going to kill this run and manually ..restart it

after this particular stage so as to get the shorting polygons.

..This will help in tracking down the euterpe short.

..

..Hope this is okay.

..Dave

....

sounds like another great plan

....

regards,

solo a.k.a. John Campbell

x516

From: solo (John Campbell)
Sent: Thursday, February 09, 1995 10:13 AM
To: 'Mark Hofmann'
Cc: 'vanthof@MicroUnity.com'; 'vanthof (Dave Van't Hof)'; 'geert (Geert Rosseel)'
Subject: Re: short in cache found

as Mark Hofmann was saying

..
..[And it shows we really need to follow our rules about LVSing the pieces ..before we try
to LVS the whole.] ..
..-hopper
..

my log shows that the last time the make fired it off in /u/chip was
1/23 and it completed on 1/24 with no shorts or errors.

As late as february 4, the last time it could have run, it didn't so when was the fatal
change made.

presumably one of the following is the culprit.

cellname	cvsrev
cvsdate	
/u/chip/euterpe/proteus/compass/layouts/cabicx4.ly	6.10
Feb 3 16:50:11 1995	
/u/chip/euterpe/proteus/compass/layouts/cabotwaff.ly	6.9
Feb 7 08:36:53 1995	
/u/chip/euterpe/proteus/compass/layouts/cabsor5.ly	6.3
Feb 3 16:37:38 1995	
/u/chip/euterpe/proteus/compass/layouts/cabsordmy.ly	6.3
Feb 7 08:36:57 1995	
/u/chip/euterpe/proteus/compass/layouts/cacasld12.ly	5.17
Feb 3 16:37:46 1995	
/u/chip/euterpe/proteus/compass/layouts/cacornerpwr.x.ly	8.4
Feb 3 16:37:50 1995	
/u/chip/euterpe/proteus/compass/layouts/cafsam4.ly	6.4
Feb 3 16:37:54 1995	
/u/chip/euterpe/proteus/compass/layouts/cafsam4wr.ly	8.2
Feb 3 16:37:58 1995	
/u/chip/euterpe/proteus/compass/layouts/cafsam4wr8.ly	8.2
Feb 3 16:38:02 1995	
/u/chip/euterpe/proteus/compass/layouts/cafsam4wr8a.ly	8.2
Feb 3 16:38:36 1995	
/u/chip/euterpe/proteus/compass/layouts/cafsamx.ly	6.7
Feb 3 16:21:22 1995	
/u/chip/euterpe/proteus/compass/layouts/cagsa.ly	5.7
Feb 3 16:50:15 1995	
/u/chip/euterpe/proteus/compass/layouts/calocsa.ly	5.15
Feb 6 07:53:16 1995	
/u/chip/euterpe/proteus/compass/layouts/camcellcap1.ly	4.8
Feb 6 07:53:22 1995	
/u/chip/euterpe/proteus/compass/layouts/camcellcap2.ly	5.7
Feb 3 16:21:26 1995	
/u/chip/euterpe/proteus/compass/layouts/camcellcap3.ly	8.4
Feb 3 16:21:30 1995	
/u/chip/euterpe/proteus/compass/layouts/camcellcap1ft.ly	5.6
Feb 3 16:22:08 1995	
/u/chip/euterpe/proteus/compass/layouts/caor1wp.ly	6.6
Feb 3 16:22:21 1995	
/u/chip/euterpe/proteus/compass/layouts/caor2cas.ly	5.13
Feb 3 16:22:26 1995	
/u/chip/euterpe/proteus/compass/layouts/caor2wp.ly	6.7
Feb 3 16:50:25 1995	
/u/chip/euterpe/proteus/compass/layouts/caor2wpdmy.ly	6.6

Feb 3 16:22:32 1995	
/u/chip/euterpe/proteus/compass/layouts/caor3cas.ly	5.11
Feb 3 16:22:39 1995	
/u/chip/euterpe/proteus/compass/layouts/caor3wp.ly	6.6
Feb 6 07:53:36 1995	
/u/chip/euterpe/proteus/compass/layouts/capld.ly	5.3
Feb 3 16:50:29 1995	
/u/chip/euterpe/proteus/compass/layouts/cardbs.ly	5.14
Feb 3 16:22:45 1995	
/u/chip/euterpe/proteus/compass/layouts/carddec.ly	5.22
Feb 7 08:37:07 1995	
/u/chip/euterpe/proteus/compass/layouts/cardf_abin.ly	5.7
Feb 3 16:23:02 1995	
/u/chip/euterpe/proteus/compass/layouts/cardfdec8.ly	5.18
Feb 3 16:23:43 1995	
/u/chip/euterpe/proteus/compass/layouts/cardfdec_cmos.ly	5.11
Feb 3 16:23:48 1995	
/u/chip/euterpe/proteus/compass/layouts/cardfdecorout.ly	5.5
Feb 3 16:23:54 1995	
/u/chip/euterpe/proteus/compass/layouts/cardiref.ly	8.4
Feb 6 07:53:42 1995	
/u/chip/euterpe/proteus/compass/layouts/carsbuf.ly	6.3
Feb 3 16:24:00 1995	
/u/chip/euterpe/proteus/compass/layouts/catopwaff.ly	6.12
Feb 3 16:24:06 1995	
/u/chip/euterpe/proteus/compass/layouts/cavref942.ly	6.6
Feb 3 16:24:42 1995	
/u/chip/euterpe/proteus/compass/layouts/cavwyisrc.ly	5.13
Feb 7 08:37:12 1995	
/u/chip/euterpe/proteus/compass/layouts/cawrdec2.ly	6.6
Feb 3 16:50:34 1995	
/u/chip/euterpe/proteus/compass/layouts/cawrpre4a.ly	6.5
Feb 3 16:24:57 1995	
/u/chip/euterpe/proteus/compass/layouts/cawrpre8xb.ly	6.11
Feb 7 08:37:16 1995	
/u/chip/euterpe/proteus/compass/layouts/caxdrv.ly	6.9
Feb 3 16:50:38 1995	
/u/chip/euterpe/proteus/compass/layouts/caxdrvdmy.ly	6.5
Feb 3 16:25:11 1995	

regards, EMail solo@microunity.com
 solo a.k.a. John Campbell phone 408 734-8100 fax 408 734-8136

From: wampler (Kurt Wampler)
Sent: Thursday, February 09, 1995 11:07 AM
To: 'geert'
Subject: Re: New top-level Euterpe

> Hi Kurt,
>
> I've got a new top-level Euterpe . The main difference with the
>previous one is that I swapped sr and at placement. Can you route this please ?
>
> Geert

Hi,

I talked to hopper last night and he said you were able to proceed with routing in my absence. I'm sort of grounded here at home by the doctor until Monday; I'll try to keep up with e-mail, but I'm not ready to resume full activity yet.

- Kurt

From: jeffm (Jeff Marr)
Sent: Thursday, February 09, 1995 12:45 PM
To: 'euterpe'
Subject: dtag/itag addressing

There has been a major misunderstanding about tag addressing.

To access the tags, the tag address offset is in address bits 13:6. The address of the second dtag entry is not 0x800000a00008, it is 0x800000a00040. Bits 5:0 of the address are ignored.

This would mean that the tags repeat every 16K.

Comments?

jeffm

.

From: jeffm (Jeff Marr)
Sent: Thursday, February 09, 1995 1:32 PM
To: 'tbr (Tim B. Robinson)'
Subject: Test Status - dcacheharder2

Tim B. Robinson writes:

>
> Jeff Marr wrote (on Thu Feb 9):
>
> One of the problems highlighted by this test is that
> there has been a major misunderstanding about how the tags
> are to be read and written. Whether this is intentional
> or not, here is how I think it works (mws - you were correct):
>
> To directly read and write the tags, the tag address offset is
> in bits 13:6. The address of the second dtag entry is not
> 0x800000a00008, it is 0x800000a00040. Bits 5:0 of the
> address are ignored.
>
> This would mean that the tags repeat every 16K? I am not sure
> whether that means that any HW is going to prevent us from
> accessing higher tag addresses, or whether the documentation
> is wrong.
>
> Comments?
>
> We already thought the documentation is wrong, but the only thing that
> seems to make sense to me is to have them repeat every 2K (ie the size
> of the tag) or we have to define what happens in the holes.
>
> Tim
>
> This is a completely different question than the wrap size. The issue
here is how the tags are addressed - terp and all the SW assume that
bits 10:3 of the address are used to access the tags, but bits
13:6 are used. Bits 5:0 are ignored.

jeffm

.

From: hopper (Mark Hofmann)
Sent: Thursday, February 09, 1995 1:41 PM
To: 'vant'
Cc: 'ericm (Eric Murray)'; 'vant'; 'tbr (Tim B. Robinson)'
Subject: Re: crack-pwc on trex

vant writes:

Hi Eric,

I'm starting up fullchip drc runs and I'd like to use trex. Could you turn the priority down on your stuff? I will be using all 4 processors on that machine.

Thanks,
Dave

I see that crack-pwc is still running.
I have paged Eric, asking him to kill this job so that we can use trex for tapeout.

-hopper

From: Lisa Repka [lisa@calliope]
Sent: Thursday, February 09, 1995 2:13 PM
To: 'Jeff Marr'
Cc: 'euterpe@calliope'; 'lisa@calliope'
Subject: Re: dtag/itag addressing

In article <199502091845.KAA22758@mercury.microunity.com>, you write:

> There has been a major misunderstanding about tag addressing.
>
> To access the tags, the tag address offset is in address bits 13:6.
> The address of the second dtag entry is not 0x8000000a00008, it is
> 0x8000000a00040. Bits 5:0 of the address are ignored.
>
> This would mean that the tags repeat every 16K.
>
> Comments?
>
> jeffm

This is news to me. Are you sure? The table describing legal cache-size configurations in the uarch, which includes the first-tag-address for different cache sizes, does not suggest this.

If what you say is true, it needs to be clearly documented, and our software (ukernel, osf kernel, diagnostics, and the simulator) will need to be modified. (Absolutely no change will be made until there is adequate confirmation.)

lisa

.

From: dickson (Richard Dickson)
Sent: Thursday, February 09, 1995 3:01 PM
To: 'geert'; 'hopper'; 'tbr'; 'woody'
Subject: gamorra

you'all

did gamorra just go down for some reason just now ???

```
HOME=/n/rama/s5/dickson/euterpe/tools LM_LICENSE_FILE=/n/rama/s5
/dickson/euterpe/tools/sl/license/license.dat DISPLAY=demeter:0 SL_TOTAL_DURATIO
N=500 CHIPROOT=/n/rama/s5/dickson/euterpe /n/rama/s5/dickson/euterpe/tools/bin/g
astatus -ds gards/mst-iter ) || (mv gards/mst-iter.pcomp.lis gards/mst-iter.pcom
p.lis.ERROR; false)
Protocol error, gamorra.microunity.com closed connection
gmake[5]: *** [gards/mst-iter.pcomp.lis] Error 1
gmake[5]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mst'
gmake[4]: *** [gards/mst-iter] Error 1
gmake[4]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mst'
gmake[3]: *** [gards/mst-iter] Error 1
gmake[3]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mst'
gmake[2]: *** [gards/mst-iter] Error 1
gmake[2]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mst'
gmake[1]: *** [gards/mst-iter] Error 1
```

dickson

From: tbr (Tim B. Robinson)
Sent: Thursday, February 09, 1995 3:05 PM
To: 'jeffm (Jeff Marr)'
Cc: 'euterpe'
Subject: dtag/itag addressing

Jeff Marr wrote (on Thu Feb 9):

There has been a major misunderstanding about tag addressing.

To access the tags, the tag address offset is in address bits 13:6. The address of the second dtag entry is not 0x8000000a00008, it is 0x8000000a00040. Bits 5:0 of the address are ignored.

This would mean that the tags repeat every 16K.

Comments?

Having talked to both gmo and abbott, it appears that this is more an issue from a diagnostic point of view than for the real software. The current documentation is incomplete.

As jeffm describes, the same address path is used for "back door" access to the tags as is used for normal cached accesses. This means that adjacent entries are 64 bytes apart in the address space. The low order bits are ignored, so in fact each entry actually appears 8 times in a 64 byte block of the address space. Thus, with the cache/buffer configured for 16K of cache, the full tag array occupies a 16K block of the address space and this whole block then repeats through the full 2MB of physical address space allocated for tags.

Now there are some additional subtleties when the cache size is configured to less than 16K, in respect of how the array repeats through the 2MB of address space and some additional checking is being done before we make a definitive statement on this.

In the mean time, it is the case that for both I and D with any cache size configuration, the tag entries are always 64 bytes apart.

Stand by for more complete information . . .

Tim

.

From: tbr
Sent: Thursday, February 09, 1995 3:32 PM
To: 'dickson (Richard Dickson)'
Cc: 'geert'; 'sysadmin'; 'hopper'; 'woody'
Subject: gamorra
Follow Up Flag: Follow up
Flag Status: Red

Richard Dickson wrote (on Thu Feb 9):

you'all

did gamorra just go down for some reason just now ???

```
HOME=/n/rama/s5/dickson/euterpe/tools LM_LICENSE_FILE=/n/rama/s5
/dickson/euterpe/tools/sl/license/license.dat DISPLAY=demeter:0 SL_TOTAL_DURATIO
N=500 CHIPROOT=/n/rama/s5/dickson/euterpe /n/rama/s5/dickson/euterpe/tools/bin/g
astatus -ds gards/mst-iter ) || (mv gards/mst-iter.pcomp.lis gards/mst-iter.pcom
p.lis.ERROR; false)
Protocol error, gamorra.microunity.com closed connection
gmake[5]: *** [gards/mst-iter.pcomp.lis] Error 1
gmake[5]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mst'
gmake[4]: *** [gards/mst-iter] Error 1
gmake[4]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mst'
gmake[3]: *** [gards/mst-iter] Error 1
gmake[3]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mst'
gmake[2]: *** [gards/mst-iter] Error 1
gmake[2]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mst'
gmake[1]: *** [gards/mst-iter] Error 1
```

No problem as far as I know:

tbr@staypuft /s1 409 % rsh gamorra uptime

1:29pm up 6 days, 2:12, 7 users, load average: 2.10, 1.93, 1.84

From: tbr (Tim B. Robinson)
Sent: Thursday, February 09, 1995 3:32 PM
To: 'dickson (Richard Dickson)'
Cc: 'geert'; 'sysadmin'; 'hopper'; 'woody'
Subject: gamorra

Richard Dickson wrote (on Thu Feb 9):

you'all

did gamorra just go down for some reason just now ???

```
HOME=/n/rama/s5/dickson/euterpe/tools
LM_LICENSE_FILE=/n/rama/s5
/n/dickson/euterpe/tools/sl/license/license.dat DISPLAY=demeter:0 SL_TOTAL_DURATION=500 CHIPROOT=/n/rama/s5/dickson/euterpe
/n/rama/s5/dickson/euterpe/tools/bin/g
astatus -ds gards/mst-iter ) || (mv gards/mst-iter.pcomp.lis gards/mst-iter.pcomp
p.lis.ERROR; false)
Protocol error, gamorra.microunity.com closed connection
gmake[5]: *** [gards/mst-iter.pcomp.lis] Error 1
gmake[5]: Leaving directory
~/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mst'
gmake[4]: *** [gards/mst-iter] Error 1
gmake[4]: Leaving directory
~/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mst'
gmake[3]: *** [gards/mst-iter] Error 1
gmake[3]: Leaving directory
~/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mst'
gmake[2]: *** [gards/mst-iter] Error 1
gmake[2]: Leaving directory
~/N/rama/root/s5/dickson/euterpe/verilog/bsrc/mst'
gmake[1]: *** [gards/mst-iter] Error 1
```

No problem as far as I know:

```
tbr@staypuft /sl 409 % rsh gamorra uptime
1:29pm up 6 days, 2:12, 7 users, load average: 2.10, 1.93, 1.84
```

From: Tom Karzes [karzes@scylla]
Sent: Thursday, February 09, 1995 4:21 PM
To: 'software@scylla'
Subject: genperm utility

As some of you know, I have written a utility which generates Euterpe code sequences for performing arbitrary 64-bit permutations, as well as many "extended" permutations which involve the replication of some bits.

The program is called "genperm", and is available on both the SGIs and the Suns. In both environments, it resides in /a/soft/stb/bin, which is very likely already in your PATH.

If you're interested in using genperm, or just reading about it, you should type "man genperm" to see the man page. However, you will probably have to add /usr/local/man/stb to your MANPATH to get it (this is a recently created symbolic link to an area which includes not only the man page for genperm but some other man pages as well).

Let me know if you have any questions, comments, suggestions, etc.

Tom Karzes

.

From: hchu (Herman Chu)
Sent: Thursday, February 09, 1995 4:23 PM
To: 'ken'
Cc: 'hchu'; 'tbr'
Subject: Mosaic Problem on Phobos

Hi Ken,

I am trying to use mosaic to look up some data. I was able to bring it up, but it was not responding to my key board entries.

Please let me know is there something I need to setup before using Mosaic on my Sun Spare II (phobos).

Thank you.

Herman

----- Begin Included Message -----

>From geert Wed Feb 8 18:09:18 1995
Date: Wed, 8 Feb 1995 18:09:10 -0800
From: geert (Geert Rosseel)
To: hchu, tbr, yves
Subject: Re: Linear power supplies
Cc: pandora
Content-Length: 500

Hi,

Here are the specs on Cronus (= CMOS Euterpe)

CSM foundry

5V supply
400MHz clock
150 W power dissipation
3 sq. cm. die size

These numbers are preliminary estimates.

If you want to know more about Cronus, you can use Mosaic since all our documentation is done using Mosaic (Go to Muse Home page, follow link to chip-home, follow link to Chip-specific documentation, hit SET CHIPROOT, go to chip home, go to Cronus)

Geert

----- End Included Message -----

From: mws (Mark Semmelmeyer)
Sent: Thursday, February 09, 1995 4:30 PM
To: 'bobm'; 'tbr'; 'jeffm'; 'djc'; 'woody'; 'billz'
Cc: 'euterpe'
Subject: Re: Cache Size & Aliasing (Test Status - dcacheharder2)

> From jeffm Thu Feb 9 12:05:26 1995
>
> Mark Semmelmeyer writes:
> >
> > It think what will happen is that the overall block of a given tag
> > array will repeat every cache_size bytes. Thus if a cache_size is
> > set to 4K, only the tags corresponding to that 4K will be accessible
> > and repeat every 4K bytes.
>
> No, I didn't come to that conclusion. I think that for reading and
> writing the cache size is irrelevant. There are 256 accessible entries
> in the tag array, always. They are all accessible to SW, regardless of
> the cache size. The addresses of the entries do not change. Just which
> entries are significant changes.

I think you are right on the ITag, since its read/write path is more direct. The DTag is more complicated because it is later in the pipe and uses a preempt psuedo instruction to do the actual access, and the generation of such instructions is somewhat tortured. There is a dontcare in the generation of bit 47 which will disable cache size index forcing on the psuedo instruction accessing the DTag. Thus it may or may not force.

Since the I case is stable and harder to change, I consider the uncertainty in the D case to be a bug and will say that both I & D tags will be backdoor physical address accessible in their entirety regardless of cache size. It is the programmer's responsibility to use the correct higher address start points for smaller size caches. The entire block for one of the tags will alias every 16K, and as stated by tbr's mail, each tag entry will appear as 8 aliases in a 64 byte chunk of the 16K block. In a future implementation, the block would tend to change to match the new largest configurable cache size.

Dave Conroy is working on some tests that should force us to meet this intention even if the hardware currently does not, i.e. deviations are considered bugs.

.

From: ken (Ken Hsieh)
Sent: Thursday, February 09, 1995 4:43 PM
To: 'tbr'
Subject: Re: Mosaic Problem on Phobos

I have hepled him to understand how to use it.

Ken

> From hchu Thu Feb 9 14:23:11 1995
> Date: Thu, 9 Feb 1995 14:23:08 -0800
> From: hchu (Herman Chu)
> To: ken
> Subject: Mosaic Problem on Phobos
> Cc: hchu, tbr
> Content-Length: 1024
>
> Hi Ken,
>
> I am trying to use mosaic to look up some data. I was able to bring it up, but
> it was not responding to my key board entries.
>
> Please let me know is there something I need to setup before using Mosaic on my
> Sun Sparc II (phobos).
>
> Thank you.
>
> Herman
>
>
> ----- Begin Included Message -----
>
>>From geert Wed Feb 8 18:09:18 1995
> Date: Wed, 8 Feb 1995 18:09:10 -0800
> From: geert (Geert Rosseel)
> To: hchu, tbr, yves
> Subject: Re: Linear power supplies
> Cc: pandora
> Content-Length: 500
>
> Hi,
>
> Here are the specs on Cronus (= CMOS Euterpe)
>
> CSM foundry
>
> 5V supply
> 400MHz clock
> 150 W power dissipation
> 3 sq. cm. die size
>
> These numbers are preliminary estimates.
>
> If you want to know more about Cronus, you can use Mosaic since
> all our documentation is done using Mosaic (Go to Muse Home page,

> follow link to chip-home, follow link to Chip-specific documentation,
> hit SET CHIPROOT, go to chip home, go to Cronus)

>
>

> Geert

>
>

> ----- End Included Message -----

>
>

From: vanthof (vant)
Sent: Thursday, February 09, 1995 8:14 PM
To: 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'; 'vo (Tom Vo)'; 'tbr (Tim B. Robinson)'
Cc: 'vanthof (Dave Van't Hof)'; 'tom (Thomas Laidig)'; 'wampler (Kurt Wampler)'; 'paulp (Paul Poenisch)'
Subject: euterpe drc status

Here's the drc status of euterpe:

lower layers (baseplate)

The remaining errors were N+Implant min space violations caused by a defective synthesis algorithm. I've corrected this after talking with Paul and am about to rerun the lower layers. If this works, then the baseplate layers are 'clean' according to the current ruleset.

upper layers (metals)

This run exposed about 1000 remaining drc errors which were easily fixed by editing about 15 cells. These have been locked and released, so a getbom for the snapshot would be helpful.

Not all of the drc errors could be fixed as they were machine generated by either the router or the via twinning phase. I would like to have a 'drc clean' database which has as few false errors as possible, so I'd like to come to a resolution on the automatically generated notches. Since it is felt that via twinning is a 'good thing', and notch filling is a 'good thing', I'd like to propose putting the notch filler in the generation of the top level layouts. This will generate a 'drc clean' layout which is also a highly desirable 'good thing'.

Other things:

When I was clicking through the drc errors, Tom noticed some funny business with how some jogs were handled by the router. It seems that the routing strategy may not be quite correct. When jogging a metal 4 line 1 grid, instead of just using metal 4 to do the jog, a via was placed to connect the two metal two lines which now blocks the metal 3 track at that point. This can be seen at (157040,112550) in the snapshot euterpe. I'm not sure what I'm talking about, but it might be good to have some expert investigate this.

Now for the really bizarre thing. If you look at (158565, 3615) in euterpe, this is the end of a metal3 'trombone'. This is a 1/2 micron notch of metal 3 which goes for about 2mm (2000 MICRONS) along the front of the cr block. You've gotta see this one to believe it. Trace it out and it goes forever...

I'm now starting another set of drc runs; upper on mothra, and lower on some machine. I'll also start another shorts test soon.

Thanks,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: tbr
Sent: Thursday, February 09, 1995 9:16 PM
To: 'vanthof (vant)'
Cc: 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'; 'Paul Poenisch'; 'Thomas Laidig'; 'Dave Van't Hof'; 'Tom Vo'; 'Kurt Wampler'
Subject: euterpe drc status
Follow Up Flag: Follow up
Flag Status: Red

vant wrote (on Thu Feb 9):

Here's the drc status of euterpe:

upper layers (metals)

This run exposed about 1000 remaining drc errors which were easily fixed by editing about 15 cells. These have been locked and released, so a getbom for the snapshot would be helpful.

getbom is running now. If no-one objects I'll fire up the make in a couple of hours when I get home.

Other things:

When I was clicking through the drc errors, Tom noticed some funny business with how some jogs were handled by the router. It seems that the routing strategy may not be quite correct. When jogging a metal 4 line 1 grid, instead of just using metal 4 to do the jog, a via was placed to connect the two metal two lines which now blocks the metal 3 track at that point. This can be seen at (157040,112550) in the snapshot euterpe. I'm not sure what I'm talking about, but it might be good to have some expert investigate this.

That could be really significant if it happens a lot of the time.

Now for the really bizarre thing. If you look at (158565, 3615) in euterpe, this is the end of a metal3 'trombone'. This is a 1/2 micron notch of metal 3 which goes for about 2mm (2000 MICRONS) along the front of the cr block. You've gotta see this one to believe it. Trace it out and it goes forever...

Can't wait!

Tim

From: tbr (Tim B. Robinson)
Sent: Thursday, February 09, 1995 9:16 PM
To: 'vanthof (vant)'
Cc: 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'; 'paulp (Paul Poenisch)'; 'tom (Thomas Laidig)'; 'vanthof (Dave Van't Hof)'; 'vo (Tom Vo)'; 'wampler (Kurt Wampler)'
Subject: euterpe drc status

vant wrote (on Thu Feb 9):

Here's the drc status of euterpe:

upper layers (metals)

This run exposed about 1000 remaining drc errors which were easily fixed by editing about 15 cells. These have been locked and released, so a getbom for the snapshot would be helpful.

getbom is running now. If no-one objects I'll fire up the make in a couple of hours when I get home.

Other things:

When I was clicking through the drc errors, Tom noticed some funny business with how some jogs were handled by the router. It seems that the routing strategy may not be quite correct. When jogging a metal 4 line 1 grid, instead of just using metal 4 to do the jog, a via was placed to connect the two metal two lines which now blocks the metal 3 track at that point. This can be seen at (157040,112550) in the snapshot euterpe. I'm not sure what I'm talking about, but it might be good to have some expert investigate this.

That could be really significant if it happens a lot of the time.

Now for the really bizarre thing. If you look at (158565, 3615) in euterpe, this is the end of a metal3 'trombone'. This is a 1/2 micron notch of metal 3 which goes for about 2mm (2000 MICRONS) along the front of the cr block. You've gotta see this one to believe it. Trace it out and it goes forever...

Can't wait!

Tim

From: tbr
Sent: Thursday, February 09, 1995 9:33 PM
To: 'woody'
Cc: 'dickson'; 'lisar'
Subject: Hermes error packets
Follow Up Flag: Follow up
Flag Status: Red

What would happen if the hermes interface on Euterpe receives several error packets in fairly close succession? My guess is that it will just result in single machine check. This is a case that could well occur with a channel error when there are multiple mnemosynes in the ring so I want to be sure it will not result in a double machine check. I think we need to be sure the channel will ignore further errors till the machine check handler disables and re-enables the channel

Tim

From: tbr (Tim B. Robinson)
Sent: Thursday, February 09, 1995 11:13 PM
To: 'vanthof (vant)'
Cc: 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'; 'paulp (Paul Poenisch)'; 'tom (Thomas Laidig)'; 'vanthof (Dave Van't Hof)'; 'vo (Tom Vo)'; 'wampler (Kurt Wampler)'
Subject: euterpe drc status

vant wrote (on Thu Feb 9):

upper layers (metals)

This run exposed about 1000 remaining drc errors which were easily fixed by editing about 15 cells. These have been locked and released, so a getbom for the snapshot would be helpful.

getbom is complete. make is running now. Should I page anyone when it completes?

Tim

From: vanthof (vant)
Sent: Thursday, February 09, 1995 11:17 PM
To: 'Tim B. Robinson'
Cc: 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'; 'paulp (Paul Poenisch)'; 'tom (Thomas Laidig)'; 'vo (Tom Vo)'; 'wampler (Kurt Wampler)'
Subject: Re: euterpe drc status

Tim B. Robinson writes:

>
>vant wrote (on Thu Feb 9):
>
> upper layers (metals)
> This run exposed about 1000 remaining drc errors which were
easily
> fixed by editing about 15 cells. These have been locked and
released,
> so a getbom for the snapshot would be helpful.
>
>getbom is complete. make is running now. Should I page anyone when it
>completes?
>
>Tim
>

Nope, not me. I've got all I need right now. If any reroute is done, I'll start up another drc tomorrow, but tonight things are fine.

Thanks,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: wampler (Kurt Wampler)
Sent: Thursday, February 09, 1995 11:49 PM
To: 'geert'; 'hopper'; 'lisar'; 'tbr'; 'vanthof'; 'vo'
Cc: 'paulp'; 'tom'; 'wampler'
Subject: Re: euterpe drc status

Dave Van't Hof writes:

>When I was clicking through the drc errors, Tom noticed some funny
>business with how some jogs were handled by the router. It seems that
>the routing strategy may not be quite correct. When jogging a metal 4
>line 1 grid, instead of just using metal 4 to do the jog, a via was
>placed to connect the two metal two lines which now blocks the metal 3
>track at that point. This can be seen at (157040,112550) in the
>snapshot euterpe. I'm not sure what I'm talking about, but it might be
>good to have some expert investigate this.

I had a look at this case. There is apparently a routing target at the site 157040 112560, and I would hazard a guess that the net was routed in two different passes, perhaps one part by the linesearch router and then finished up by the maze router or some such. Same-layer doglegs are performed as a post-processing pass, but only on actual jogs. If the first hookup was a straight shot, and then the second hookup was an "L", then the router would not recognize an "S" convertible to a same-layer dogleg. Another clue is that there are two via34's attached to the target. I don't believe the router would do this if both hookups were completed in the same pass. But if the two hookups were completed in different passes, I believe it would generate a redundant via on the 2nd pass hookup.

>Now for the really bizarre thing. If you look at (158565, 3615) in
>euterpe, this is the end of a metal3 'trombone'. This is a 1/2 micron
>notch of metal 3 which goes for about 2mm (2000 MICRONS) along the
>front of the cr block. You've gotta see this one to believe it.
>Trace it out and it goes forever...

This one is really weird. It seems to hook up to pin PHI_B on the cell CR. The trombone would appear to be avoiding some no-longer-visible metal3 obstruction. Could this be a "hwc" net gone awry, where the hwc mask no longer falls in the proper place?

If the ".dff" file is still around, I think it would be worth finding this one in REDIT and seeing if we can identify it and when it got routed.

- Kurt

From: vanthof (vant)
Sent: Thursday, February 09, 1995 11:56 PM
To: 'Kurt Wampler'
Cc: 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'; 'tbr (Tim B. Robinson)'; 'vo (Tom Vo)'; 'paulp (Paul Poenisch)'; 'tom (Thomas Laidig)'; 'vanthof (Dave Van't Hof)'
Subject: Re: euterpe drc status

Kurt Wampler writes:

>
> I had a look at this case. There is apparently a routing target at
> the site 157040 112560, and I would hazard a guess that the net was
> routed in two different passes, perhaps one part by the linesearch
> router and then finished up by the maze router or some such.
> Same-layer doglegs
are
> performed as a post-processing pass, but only on actual jogs. If the
> first hookup was a straight shot, and then the second hookup was an
> "L", then the router would not recognize an "S" convertible to a
same-layer
> dogleg. Another clue is that there are two via34's attached to the
target.
> I don't believe the router would do this if both hookups were
> completed in the same pass. But if the two hookups were completed in
> different passes, I believe it would generate a redundant via on the
> 2nd pass
hookup.

Oh. See, I knew I didn't know what I was talking about :-)

>
>>Now for the really bizarre thing. If you look at (158565, 3615) in
>>euterpe, this is the end of a metal3 'trombone'. This is a 1/2 micron
>>notch of metal 3 which goes for about 2mm (2000 MICRONS) along the
>>front of the cr block. You've gotta see this one to believe it.
>>Trace it out and it goes forever...
>
> This one is really weird. It seems to hook up to pin PHI_B on the
> cell
CR.
> The trombone would appear to be avoiding some no-longer-visible
> metal3 obstruction. Could this be a "hwc" net gone awry, where the
> hwc mask no longer falls in the proper place?
>
> If the ".dff" file is still around, I think it would be worth finding
this
> one in REDIT and seeing if we can identify it and when it got routed.
>
> - Kurt
>

Thanks for looking into these!
Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: woody (Jay Tomlinson)
Sent: Friday, February 10, 1995 12:12 AM
To: 'tbr (Tim B. Robinson)'
Cc: 'dickson'; 'lisar'
Subject: Hermes error packets

Tim B. Robinson wrote (on Thu Feb 9):

What would happen if the hermes interface on Euterpe receives several error packets in fairly close succession? My guess is that it will just result in single machine check. This is a case that could well occur with a channel error when there are multiple mnemosynes in the ring so I want to be sure it will not result in a double machine check. I think we need to be sure the channel will ignore further errors till the machine check handler disables and re-enables the channel

Tim

Once the error is set, hc will hold it until an CErrClr_abm is received (assuming that the channel is enabled). Does the CErrClr come after the reset? If yes, then why is the CErrClr needed since the channel is disabled by reset.

Inside of hc CErrClr_abm is converted to ecl, but not synchronized. Is there some reason why this isn't synchronized?

Jay

.

From: tbr
Sent: Friday, February 10, 1995 12:33 AM
To: 'woody (Jay Tomlinson)'
Cc: 'dickson'; 'lisar'
Subject: Hermes error packets
Follow Up Flag: Follow up
Flag Status: Red

Jay Tomlinson wrote (on Thu Feb 9):

Tim B. Robinson wrote (on Thu Feb 9):

What would happen if the hermes interface on Euterpe receives several error packets in fairly close succession? My guess is that it will just result in single machine check. This is a case that could well occur with a channel error when there are multiple mnemosynes in the ring so I want to be sure it will not result in a double machine check. I think we need to be sure the channel will ignore further errors till the machine check handler disables and re-enables the channel

Tim

Once the error is set, hc will hold it until an CErrClr_abm is received (assuming that the channel is enabled). Does the CErrClr come after the reset? If yes, then why is the CErrClr needed since the channel is disabled by reset.

Channel is not disabled by reset. Cerrclr results from an explicit write to octlet 7.

Inside of hc CErrClr_abm is converted to ecl, but not synchronized. Is there some reason why this isn't synchronized?

Yes. Since it's being used just to clear the flag the leading edge is not important because it would just determine when the flag gets cleared. A cycle of uncertainty is not important in practice. Neither is the trailing edge relevant because the flag should stay down independent of the clear is there is not a new error condition.

Tim

From: dickson (Richard Dickson)
Sent: Friday, February 10, 1995 2:09 AM
To: 'geert'; 'hopper'; 'tbr'
Subject: system ???

you'all,

i'm finding the computer system very flakey.
it sucks.

Savings by squeezing out extra time = (29244 - 29244) = 0.00% Change from original input
power = (29244 - 29244) = 0.00%

NOTE: 2241 unpowered nets.

NOTE: 91 nets with delays less than 50.00ps

Atoms:	count	atom	bjt	isrc	pld	clock
BJT Totals:	7325	45827	107943	66433	60820	28661

Memory usage: 33.500MB
Exit code: 5 (System Error)
gmake[6]: *** [gards/es-iter] Error 1
gmake[6]: Leaving directory
`/N/rama/root/s5/dickson/euterpe/verilog/bsrc/esnew'
gmake[5]: *** [gards/es-iter] Error 1
gmake[5]: Leaving directory
`/N/rama/root/s5/dickson/euterpe/verilog/bsrc/esnew'
gmake[4]: *** [gards/es-iter] Error 1
gmake[4]: Leaving directory
`/N/rama/root/s5/dickson/euterpe/verilog/bsrc/esnew'
gmake[3]: *** [gards/es-iter] Error 1
gmake[3]: Leaving directory
`/N/rama/root/s5/dickson/euterpe/verilog/bsrc/esnew'
gmake[2]: *** [gards/es-iter] Error 1

and

Reading 489 existing regions

Active placement obstructions: 0
Inactive placement obstructions: 0
Non-conflicting delay obstructions: 489
Conflicting delay 15 obstructions: 0 (deleted)
New delay 15 obstructions: 190 (loaded)
sh: /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke: Stale NFS file handle ###SHELL### cat
\$CHIPROOT/gards/sofa/sofa_pads_spars.obs datapath.obs
>combo.obs
###SHELL### \$CHIPROOT/tools/bin/galoadobs rich_euterpe-iter.dff combo.obs ###SHELL###
\$CHIPROOT/tools/bin/gasavepins rich_euterpe-iter.dff ###GAROUT###
/n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout
rich_euterpe-
iter -listing rich_euterpe-iter.garout.lis.phase1 -protectpins 2
-strategy ric
h_euterpe-iter.mug.rcf.1 -congval rich_euterpe-iter.mug.cvp.1
cp: gards/rich_euterpe-iter.garout.lis: No such file or directory
gmake[2]: *** [gards/rich_euterpe-iter.garout.lis] Error 1
gmake[2]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc'
gmake[1]: *** [rich_euterpe-iter] Error 1 rm rich_euterpe.v
gmake[1]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc'
gmake: *** [rich_euterpegards] Error 1
page queued
starting paged

these kinds of things in the recent past is waisting man-days

.

From: geert (Geert Rosseel)
Sent: Friday, February 10, 1995 9:27 AM
To: 'hopper'; 'lisar'; 'tbr'; 'vanthof'; 'vo'; 'wampler'
Cc: 'paulp'; 'tom'
Subject: Re: euterpe drc status

> If the ".dff" file is still around, I think it would be worth finding this
> one in REDIT and seeing if we can identify it and when it got routed

All the data still should be in the euterpe snapshot . this build is
called chip_euterpe-iter

The euterpe snapshot is in /n/auspex/s41

Geert

.

From: hopper (Mark Hofmann)
Sent: Friday, February 10, 1995 9:43 AM
To: 'sysadm'; 'woody (Jay Tomlinson)'; 'dickson (Richard Dickson)'; 'cadettes'
Subject: More machine-machine weirdness

Hi,

On my latest Gards run I just got this:

```
(echo "cd `abspath`/gards; \  
HOME=/n/auspex/s32/hopper/chip/euterpe/tools  
LM_LICENSE_FILE=/n/auspex/s32/hopper/chip/euterpe/tools/sl/license/license.dat DISPLAY=hard015.microunity.com:0  
SL_TOTAL_DURATION=500  
CHIPROOT=/n/auspex/s32/hopper/chip/euterpe /n/auspex/s32/hopper/chip/euterpe/tools/sl/bin/invoke gplace gt-pass3 -  
listing gt-pass3.gplace.lis -cmdin gt-pass3.gplace.nic -colorin gt-pass3.gplace.mobi234 -inbat 1" | \  
/usr/local/bin/rexec cyclops sh && HOME=/n/auspex/s32/hopper/chip/euterpe/tools  
LM_LICENSE_FILE=/n/auspex/s32/hopper/chip/euterpe/tools/sl/license/license.dat DISPLAY=hard015.microunity.com:0  
SL_TOTAL_DURATION=500  
CHIPROOT=/n/auspex/s32/hopper/chip/euterpe /n/auspex/s32/hopper/chip/euterpe/tools/bin/gastatus -sp gards/gt-pass3) ||  
(mv gards/gt-pass3.gplace.lis gards/gt-pass3.gplace.lis.ERROR; rm -f gt-pass3.nof; false)  
cyclops: unknown host  
logging rsh error  
aupex0: unknown host  
cp: /usr/tmp/named.run: No such file or directory  
cp: /usr/tmp/named.run: No such file or directory  
cp: /usr/tmp/named.run: No such file or directory  
cp: /usr/tmp/named.run: No such file or directory  
mv: gards/gt-pass3.gplace.lis: Cannot access: No such file or directory  
gmake[2]: *** [gards/gt-pass3.gplace.lis] Error 1  
gmake[2]: Leaving directory `/N/auspex/root/s32/hopper/chip/euterpe/verilog/bsrc/gt'  
gmake[1]: *** [gt-base.netcap] Error 1  
gmake[1]: Leaving directory `/N/auspex/root/s32/hopper/chip/euterpe/verilog/bsrc/gt'  
gmake: *** [gtgards] Error 1
```

Note that I was on Cyclops at the time.
Rich Dickson reported a "system error" (code 5 - physical I/O) last night.
I believe he was also on Cyclops.

We need to get to the bottom of these.
Anybody got any ideas?
Any experiments you want me to try?

-thanks,
hopper

From: paulp (Paul Poenisch)
Sent: Friday, February 10, 1995 10:10 AM
To: 'vant'
Cc: 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'; 'vo (Tom Vo)'; 'tbr (Tim B. Robinson)'; 'tom (Thomas Laidig)'; 'wampler (Kurt Wampler)'
Subject: Re: euterpe drc status

Dave van't Hof said:

>
>
> Here's the drc status of euterpe:
>
> lower layers (baseplate)
> The remaining errors were N+Implant min space violations caused
> by a defective synthesis algorithm. I've corrected this after
talking
> with Paul and am about to rerun the lower layers. If this works,
then
> the baseplate layers are 'clean' according to the current ruleset.
>
> upper layers (metals)
> This run exposed about 1000 remaining drc errors which were easily
> fixed by editing about 15 cells. These have been locked and
released,
> so a getbom for the snapshot would be helpful.
>
> Not all of the drc errors could be fixed as they were machine
generated
> by either the router or the via twinning phase. I would like to
have
> a 'drc clean' database which has as few false errors as possible,
so
> I'd like to come to a resolution on the automatically generated
> notches. Since it is felt that via twinning is a 'good thing',
and
> notch filling is a 'good thing', I'd like to propose putting the
> notch filler in the generation of the top level layouts. This
will
> generate a 'drc clean' layout which is also a highly desireable
> 'good thing'.
>

Just to put in my 2 cents...

The metal process isn't stable enough yet, and we haven't done enough experiments or taken enough data points yet, but so far it appears that narrow notches in the metal (i.e., 0.5 um) are more susceptible to lift-off problems than other structures. This is based on artifacts on structures that lifted properly. This indicates to me that when the process fails, due to process variations, it will fail at these notches first. Eliminating the notches should widen the process margin for lift-off, eliminating most of the notches of this size but leaving a few will (on any given layer) will not benefit us much because it won't matter if the process fails at one site or 10,000.

Note

that these structures will not cause random defects so the density of them has little importance, the important factor is their presents or absents.

It this time we do not know what the margin of our lift-off process will be, and we aren't likely to know what it is for some time (months). As a result I believe that we should do whatever we can to improve the margin now in case it is a problem because it will be more difficult to fix (either by redesign or process changes) later. Also it is better to eliminate possible problem areas on a single layer than to reduce them on all layers, the best action is to eliminate them on all layers.

>
> Other things:
> When I was clicking through the drc errors, Tom noticed some funny

> business with how some jogs were handled by the router. It seems
that
> the routing strategy may not be quite correct. When jogging a
metal 4
> line 1 grid, instead of just using metal 4 to do the jog, a via
was
> placed to connect the two metal two lines which now blocks the
metal 3
> track at that point. This can be seen at (157040,112550) in the
> snapshot euterpe. I'm not sure what I'm talking about, but it
might
> be good to have some expert investigate this.
>
> Now for the really bizarre thing. If you look at (158565, 3615)
in
> euterpe, this is the end of a metal3 'trombone'. This is a 1/2
micron
> notch of metal 3 which goes for about 2mm (2000 MICRONS) along the
> front of the cr block. You've gotta see this one to believe it.
> Trace it out and it goes forever...
>
> I'm now starting another set of drc runs; upper on mothra, and lower
> on some machine. I'll also start another shorts test soon.
>
> Thanks,
> Dave
>
> --
> Dave Van't Hof vanthof@microunity.com MicroUnity Systems
Engineering, Inc.
> 255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include
<std_disclaim.h>
> Don't blame me, I didn't vote for him!
>

Paul.

.

From: tbr
Sent: Friday, February 10, 1995 11:09 AM
To: 'dickson (Richard Dickson)'
Cc: 'geert'; 'hopper'
Subject: system ???
Follow Up Flag: Follow up
Flag Status: Red

Richard Dickson wrote (on Fri Feb 10):

you'all,

i'm finding the computer system very flakey.
it sucks.

Savings by squeezing out extra time = $(29244 - 29244) = 0.00\%$
Change from original input power = $(29244 - 29244) = 0.00\%$

NOTE: 2241 unpowered nets.

NOTE: 91 nets with delays less than 50.00ps

Atoms: count atom bjt isrc pld clock
BJT Totals: 7325 45827 107943 66433 60820 28661

Memory usage: 33.500MB
Exit code: 5 (System Error)
gmake[6]: *** [gards/es-iter] Error 1
gmake[6]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/esnew'
gmake[5]: *** [gards/es-iter] Error 1
gmake[5]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/esnew'
gmake[4]: *** [gards/es-iter] Error 1
gmake[4]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/esnew'
gmake[3]: *** [gards/es-iter] Error 1
gmake[3]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/esnew'
gmake[2]: *** [gards/es-iter] Error 1

Error 5 is a physical I/O error. Was this actually running on
cyclops? If we know the machine we can check the logs carefully
for possible trouble.

Tim

From: tbr (Tim B. Robinson)
Sent: Friday, February 10, 1995 11:09 AM
To: 'dickson (Richard Dickson)'
Cc: 'geert'; 'hopper'
Subject: system ???

Richard Dickson wrote (on Fri Feb 10):

you'all,

i'm finding the computer system very flakey.
it sucks.

Savings by squeezing out extra time = (29244 - 29244) = 0.00%
Change from original input power = (29244 - 29244) = 0.00%

NOTE: 2241 unpowered nets.

NOTE: 91 nets with delays less than 50.00ps

Atoms:	count	atom	bjt	isrc	pld	clock
BJT Totals:	7325	45827	107943	66433	60820	28661

Memory usage: 33.500MB

Exit code: 5 (System Error)

gmake[6]: *** [gards/es-iter] Error 1

gmake[6]: Leaving directory

~/N/rama/root/s5/dickson/euterpe/verilog/bsrc/esnew'

gmake[5]: *** [gards/es-iter] Error 1

gmake[5]: Leaving directory

~/N/rama/root/s5/dickson/euterpe/verilog/bsrc/esnew'

gmake[4]: *** [gards/es-iter] Error 1

gmake[4]: Leaving directory

~/N/rama/root/s5/dickson/euterpe/verilog/bsrc/esnew'

gmake[3]: *** [gards/es-iter] Error 1

gmake[3]: Leaving directory

~/N/rama/root/s5/dickson/euterpe/verilog/bsrc/esnew'

gmake[2]: *** [gards/es-iter] Error 1

Error 5 is a physical I/O error. Was this actually running on cyclops? If we know the machine we can check the logs carefully for possible trouble.

Tim

From: lisar (Lisa Robinson)
Sent: Friday, February 10, 1995 11:28 AM
To: 'staffers'
Subject: Schedule todo's and issues

Here are some of the outstanding schedule todos. Note that while some are just doing it a couple of others may require discussion. I have *ed the critical issues.

Euterpe	- Add wafer test and characterization
Mnemosyne	- Complete
*Cronus	- Add logic verification, back end LVS/DRC - Link in to top
*Calliope 2	- Driven by a production Hestia??
*Pandora SW	- Needs more resources
Pandora OEM Selection (indeed it may be already be done)?	- Who is actually doing the work here
Pandora Industrial Design incorporate	- Agree upon a level in design effort and
Pandora Chassis and Enclosure dependancies	- Add correct durations and refine
Pandora Regulatory	- Add
Pandora Bringup	- Need add details
*? Mixed Signal Modules	- Not much here yet, but is that critical?
Hestia continuing engineering	- Update current schedule

The will be some discussion at the Pandora meeting today.

Lisa R.

From: wampler (Kurt Wampler)
Sent: Friday, February 10, 1995 11:41 AM
To: 'vanthof'
Cc: 'geert'; 'hopper'; 'lisar'; 'paulp'; 'tbr'; 'tom'; 'vo'
Subject: Re: euterpe drc status

More discussion of bizarre M3 trombone:

@>>Now for the really bizarre thing. If you look at (158565, 3615) in @>>euterpe, this is the end of a metal3 'trombone'. This is a 1/2 micron @>>notch of metal 3 which goes for about 2mm (2000 MICRONS) along the @>>front of the cr block. You've gotta see this one to believe it.

@>>Trace it out and it goes forever...

@>

@> This one is really weird. It seems to hook up to pin PHI_B on the cell CR.

@> The trombone would appear to be avoiding some no-longer-visible metal3 @> obstruction. Could this be a "hwc" net gone awry, where the hwc mask @> no longer falls in the proper place?

@>

@> If the ".dff" file is still around, I think it would be worth finding this @> one in REDIT and seeing if we can identify it and when it got routed.

@>

@> - Kurt

@>

@

@Thanks for looking into these!

@Dave

Thanks, Geert, for pointing me at the .dff file. This wire was generated by PGROUTE, and it's part of net PHI_B2P. The PGROUTER is a line-search-

only router that only works in the first two metal layers (in this case MOBI layers M2 & M3, the way we have modelled the technology to GARDS for global routing). It needed to hook up to the PHI_B target on custom block CR, but was prevented from using M2 to do so by a large flange of M2OBS along the entire west edge of CR. It routed successfully to the PHI_A target using M3 only, which blocked off its approach to the PHI_B target. The trombone extends all the way to the south end of the M2OBS flange, where it made a one-track eastward jog in M2, and then headed back up north in M3 to hit the PHI_B target. After "succeeding" in this way, the dog-leg post-processor converted the one-track M2 jog into a M3 jog and removed the vias, leaving the trombone.

The fix would be to trim back the M2OBS flange around the PHI_A and PHI_B targets so that the PGROUTER can reach them horizontally in M2. There is good nearby PHI_A2P and PHI_B2P available from the adjacent clock spar, but this obvious best hookup was thwarted by the M2OBS flange.

By the way, whomever looks at this one in Compass, pay attention to both M2OBS and actual M2; I can't tell in REDIT whether that flange came from the metal obstruction layer or the real metal layer. Both layers may need trimming.

- Kurt

From: graham (Graham Y. Mostyn)
Sent: Friday, February 10, 1995 12:35 PM
To: 'staffers'; 'lisar'
Subject: Re: Schedule todo's and issues

A meeting was called by David and I to finalize the RF module proposal at 1.30pm with Tony and others, and we'll report the results at 3pm.
Graham.

> From lisar Fri Feb 10 09:27:45 1995
> Date: Fri, 10 Feb 1995 09:27:41 -0800
> From: lisar (Lisa Robinson)
> To: staffers
> Subject: Schedule todo's and issues
> Content-Length: 1098
>
>
> Here are some of the outstanding schedule todos. Note that while some
> are just doing it a couple of others may require discussion. I have
> *ed the critical issues.
>
> Euterpe - Add wafer test and characterization
>
> Mnemosyne - Complete
>
> *Cronus - Add logic verification, back end
LVS/DRC
> - Link in to top
>
> *Calliope 2 - Driven by a production Hestia??
>
> *Pandora SW - Needs more resources
>
> Pandora OEM Selection - Who is actually doing the work here
(indeed it may be already be done)?
>
> Pandora Industrial Design - Agree upon a level in design effort
and incorporate
>
> Pandora Chassis and Enclosure - Add correct durations and refine
dependancies
>
> Pandora Regulatory - Add
>
> Pandora Bringup - Need add details
>
> *? Mixed Signal Modules - Not much here yet, but is that
critical?
>
> Hestia continuing engineering - Update current schedule
>
>
> The will be some discussion at the Pandora meeting today.
>
> Lisa R.
>

From: tom (Tom Laidig (tau))
Sent: Friday, February 10, 1995 12:41 PM
To: 'Kurt Wampler'
Cc: 'vanthof (Dave Van't Hof)'; 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'; 'paulp (Paul Poenisch)'; 'tbr (Tim B. Robinson)'; 'vo (Tom Vo)'; 'tau'
Subject: Re: euterpe drc status

Kurt Wampler writes:

| The trombone extends all the way to the south end of the
| M2OBS flange, where it made a one-track eastward jog in M2, and then
| headed
back
| up north in M3 to hit the PHI_B target. After "succeeding" in this
way,
| the dog-leg post-processor converted the one-track M2 jog into a M3
| jog and removed the vias, leaving the trombone.

Cool! (and good detective work, Kurt!)

I'm really glad we stumbled onto this problem, but it makes me a bit nervous. Is there
some way we can put in an automated check for unreasonably long clock connections
(whatever 'unreasonably long'
means)?

--

·\`

From: wampler (Kurt Wampler)
Sent: Friday, February 10, 1995 1:07 PM
To: 'tom'
Cc: 'geert'; 'hopper'; 'lisar'; 'paulp'; 'tau'; 'tbr'; 'vanthof'; 'vo'
Subject: Re: euterpe drc status

Kurt Wampler writes:

| The trombone extends all the way to the south end of the
| M2OBS flange, where it made a one-track eastward jog in M2, and then
| headed
back
| up north in M3 to hit the PHI_B target. After "succeeding" in this
way,
| the dog-leg post-processor converted the one-track M2 jog into a M3
| jog and removed the vias, leaving the trombone.

Tom L. replies:

>Cool! (and good detective work, Kurt!)

>

>I'm really glad we stumbled onto this problem, but it makes me a bit
>nervous. Is there some way we can put in an automated check for
>unreasonably long clock connections (whatever 'unreasonably long'
>means)?

If these were what GARDS considers signal nets, they would show up as unexpectedly long wires and would fail timing. GARDS PG nets like PHI_[AB]2P are inherently very long, and so can't be subjected to this simple total-net-length criterion. Looking at their database documentation, they do have segment & via lists for each of the PG nets. It would be possible to write a GEARS program which scan these segment lists and output the coordinates of any PG routing segments longer than some stated length threshold. Someone would then have to manually view each of these long PG segments in REDIT and pass judgment on their validity. I'm not sure how many long segments might be legitimate, or where to set the length threshold.

If we're collectively curious enough about this, I could cobble up the GEARS program to perform this check and see what turns up. Comments?

- Kurt

.

From: woody (Jay Tomlinson)
Sent: Friday, February 10, 1995 3:51 PM
To: 'sysadmin'
Cc: 'tbr'; 'geert'; 'dickson'
Subject: gamorra problem?

I got the following error message from gamorra (protocol error):

```
HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/sl/license/license.dat DISPLAY=clio:0.0
SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe /n/auspex/s10/chip/euterpe/tools/bin/gastatus -ds
gards/hc1-pass1 ) || (mv gards/hc1-pass1.pcomp.lis gards/hc1-pass1.pcomp.lis.ERROR; false)
Protocol error, gamorra.microunity.com closed connection
mv: gards/hc1-pass1.pcomp.lis: Cannot access: No such file or directory
gmake[2]: *** [gards/hc1-pass1.pcomp.lis] Error 1
gmake[2]: Leaving directory `/N/auspex/root/s10/chip/euterpe/verilog/bsrc/hc'
gmake[1]: *** [hc1-base.netcap] Error 1
gmake[1]: Leaving directory `/N/auspex/root/s10/chip/euterpe/verilog/bsrc/hc'
gmake: *** [hc1gards] Error 1
```

dickson got the same message yesterday. This message is in a file:
/u/chip/euterpe/verilog/bsrc/hc/gards/makerrs1.

woody

.

From: tbr
Sent: Friday, February 10, 1995 6:30 PM
To: 'hopper (Mark Hofmann)'
Cc: 'cadettes'; 'dickson (Richard Dickson)'; 'sysadm'; 'woody (Jay Tomlinson)'
Subject: More machine-machine weirdness
Follow Up Flag: Follow up
Flag Status: Red

Mark Hofmann wrote (on Fri Feb 10):

Hi,

On my latest Gards run I just got this:

```
(echo "cd `abspath`/gards; \  
HOME=/n/auspex/s32/hopper/chip/euterpe/tools  
LM_LICENSE_FILE=/n/auspex/s32/hopper/chip/euterpe/tools/sl/license/license.dat DISPLAY=hard015.microunity.com:0  
SL_TOTAL_DURATION=500  
CHIPROOT=/n/auspex/s32/hopper/chip/euterpe /n/auspex/s32/hopper/chip/euterpe/tools/sl/bin/invoke gplace gt-pass3 -  
listing gt-pass3.gplace.lis -cmdin gt-pass3.gplace.nic -colorin gt-pass3.gplace.mobi234 -inbat 1" | \  
/usr/local/bin/rexec cyclops sh && HOME=/n/auspex/s32/hopper/chip/euterpe/tools  
LM_LICENSE_FILE=/n/auspex/s32/hopper/chip/euterpe/tools/sl/license/license.dat DISPLAY=hard015.microunity.com:0  
SL_TOTAL_DURATION=500  
CHIPROOT=/n/auspex/s32/hopper/chip/euterpe /n/auspex/s32/hopper/chip/euterpe/tools/bin/gastatus -sp gards/gt-pass3) ||  
(mv gards/gt-pass3.gplace.lis gards/gt-pass3.gplace.lis.ERROR; rm -f gt-pass3.nof; false)  
cyclops: unknown host  
logging rsh error  
aupeX0: unknown host  
cp: /usr/tmp/named.run: No such file or directory  
cp: /usr/tmp/named.run: No such file or directory  
cp: /usr/tmp/named.run: No such file or directory  
cp: /usr/tmp/named.run: No such file or directory  
mv: gards/gt-pass3.gplace.lis: Cannot access: No such file or directory  
gmake[2]: *** [gards/gt-pass3.gplace.lis] Error 1  
gmake[2]: Leaving directory `/N/auspex/root/s32/hopper/chip/euterpe/verilog/bsrc/gt'  
gmake[1]: *** [gt-base.netcap] Error 1  
gmake[1]: Leaving directory `/N/auspex/root/s32/hopper/chip/euterpe/verilog/bsrc/gt'  
gmake: *** [gtgards] Error 1
```

Note that I was on Cyclops at the time.
Rich Dickson reported a "system error" (code 5 - physical I/O) last night.
I believe he was also on Cyclops.

We need to get to the bottom of these.
Anybody got any ideas?
Any experiments you want me to try?

-thanks,
hopper

correction. rich sent the mail from cyclops, but the jobs that dies

were on gamorra and ghidra:

Richard Dickson wrote (on Fri Feb 10):

tim,

one job was running on ghidra and the other job was running on gamorra. i just happened to email you guys from a cyclops window. they both paged me at the same time. i believe there was some correlation between both jobs bombing out. after i emailed y'all i restarted both the jobs and they finished.

.

From: geert (Geert Rosseel)
Sent: Friday, February 10, 1995 6:48 PM
To: 'bill'; 'paulp'; 'tbr'; 'trancy'; 'wingard'
Subject: MCM test tape-out

Hi,

Can we meet on Monday at 4:00 p.m. to discuss the feasibility of a simple test tape-out to CSM and MicroModule ?

Hardware Conference Room

Geert

.

From: geert (Geert Rosseel)
Sent: Friday, February 10, 1995 6:51 PM
To: 'bill'; 'dbulber'; 'lisar'; 'tbe'; 'tbr'
Subject: Cronus Module

Hi,

Can we meet on Monday morning 11:00 a.m. to discuss the system level implications on the Cronus chip-design. We are trying to finalize specifications on the chip and there seem to be a couple of loose ends ..

Thank's

Geert

Monday Feb. 13
11 a.m.
Hardware Conference Room

From: paulp (Paul Poenisch)
Sent: Friday, February 10, 1995 7:20 PM
To: 'Geert Rosseel'
Subject: Re: MCM test tape-out

Monday at 4:00 is OK with me.

Paul.

From: Buffalo Chip [chip@rhea]
Sent: Friday, February 10, 1995 7:28 PM
To: 'geert@rhea'
Subject: pager log message

page from chip to geert:

Release euterpe/verilog/bsrc/gt BOM 73.0 initiated by hopper completed @ Fri Feb 10
17:27:22 PST 1995 with exit status 0.. chip

From: vanthof (vant)
Sent: Friday, February 10, 1995 10:01 PM
To: 'Tom Vo'
Cc: 'vanthof (Dave Van't Hof)'; 'hopper (Mark Hofmann)'; 'geert (Geert Rosseel)'
Subject: Re: mnemo baseplate

Tom Vo writes:

>
>Hi ,
>
>If there CPU cycles available , here's a mnemo baseplate to keep the
>machines busy .
>
>/n/ghidra/s4/vo/lisar/mnemo/compass/baseplate/mnemo.ly .
>
>This version still did not see all the updated pdl so it's no good for
>LVS . It's should be OK for DRC though .
>
>thanks
>
>tvo
>

I've submitted an upper and lower drc for mnemo. When the shorts check for one corner of euterpe finishes, the mnemo drc's will start up. If however, there is still a short in euterpe, I'm going to kill the mnemo drc to track down the lvs short in euterpe.

Thanks for the info.
Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: geert (Geert Rosseel)
Sent: Friday, February 10, 1995 11:41 PM
To: 'tbr'; 'vanthof'
Subject: New Euterpe is building

Hi,

I started up a new euterpe build on gamorra. Should be done by tomorrow morning.

Geert

From: vanthof (vant)
Sent: Saturday, February 11, 1995 12:33 AM
To: 'Geert Rosseel'
Cc: 'vanthof (Dave Van't Hof)'; 'tbr (Tim B. Robinson)'
Subject: Re: New Euterpe is building

Geert Rosseel writes:

>
> Hi,
>
> I started up a new euterpe build on gamorra. Should be done by
>tomorrow morning.
>
> Geert

Thanks. I'll start up some more drc's and shorts checks tomorrow. I've got some mnemo
drc's running tonight, but the metals should be done by tomorrow night.

Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: hopper (Mark Hofmann)
Sent: Saturday, February 11, 1995 5:08 AM
To: 'vant'
Cc: 'geert (Geert Rosseel)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'Tom Vo'; 'Dave Van't Hof'
Subject: Re: drc/shorts status

vant writes:

Here's the status of euterpe and mnemo:

euterpe lower drc's:

It's got another day to run, but the intermediate results show
a two new drc errors flags dealing with poly silicide and contact ped.
No big deal, but needs to be fixed.

Okay. Any indication of which cell(s) may be the culprit?

euterpe upper drc's:

as of yesterday, they were as clean as I could get them. The remaining
errors are from the router and via twinner which will be filled by
Tom's notch filler.

Geert has regenerated some new layouts and upper and lower drc's are
resubmitted.

euterpe shorts checks:

The upper right corner shorts check came back clean. This is one corner
where previous shorts checks failed. Hopefully this is a good indicator
the shorts have been removed.

A new shorts check has been submitted and will start sometime early
next week.

Mnemo upper and lower drc's:

both are running! The uppers should be done late tonight and the
lower sometime monday.

Cool! I notice all the machines are in use!

Hopefully we'll get a couple faster Sparc chips on Monday which will help out.

The floating poly check is not working quite correct yet. It finds shorts
which are not real, but do affect the results. I'm working on fixing this.

Tiz all for now.
Dave

-hopper

From: hopper (Mark Hofmann)
Sent: Saturday, February 11, 1995 5:30 AM
To: 'Geert Rosseel'
Cc: 'vo (Tom Vo)'
Subject: Re: gt dies in snapshot

Geert Rosseel writes:

/n/auspex/s41/euterpe-snapshot/euterpe/verilog/bsrc/gt

I think it is pifpack which causes a fatal error

Yes.

Damn. I'll have it fixed in 5 minutes.

Sorry,
-mark

From: hopper (Mark Hofmann)
Sent: Saturday, February 11, 1995 5:39 AM
To: 'Geert Rosseel'
Cc: 'vo (Tom Vo)'
Subject: Re: gt dies in snapshot

Geert Rosseel writes:

/n/auspex/s41/euterpe-snapshot/euterpe/verilog/bsrc/gt

I think it is pifpack which causes a fatal error

Okay.

I've released a new version of pifpack. I had a typo. Try it again.
(I'm running a testcase also).

-hopper

.

From: geert (Geert Rosseel)
Sent: Saturday, February 11, 1995 11:06 AM
To: 'lisar'
Cc: 'tbr'
Subject: Re: Proteus make finished

I got the page and started up a new euterpe. It is done already.

thank's

Geert

.

From: lisar (Lisa Robinson)
Sent: Saturday, February 11, 1995 12:33 PM
To: 'mws'; 'woody'
Cc: 'billz'; 'dickson'; 'jeffm'; 'tbr'
Subject: icachemiss

This failed. There is a likedriverlog trace in /n/rhodan/s3/euterpe/verilog/bsrc/res/11295.11622.
Looks like a problem with taking an interrupt.
I'm trying to get a dump now.

nbfulltest went to bad. I haven't looked at this one yet.

Lisa R.

From: vanthof (vant)
Sent: Saturday, February 11, 1995 12:34 PM
To: 'Geert Rosseel'
Cc: 'vanthof (Dave Van't Hof)'
Subject: Re: Euterpe done

Geert Rosseel writes:

>
> Hi Dave,
>
> Euterpe build is done.
>
> Geert
>

Thanks! I'll submit another set of drc's. They probably won't start until later this weekend.

Thanks,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: vanthof (vant)
Sent: Saturday, February 11, 1995 1:03 PM
To: 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'vo (Tom Vo)'
Cc: 'vanthof (Dave Van't Hof)'
Subject: drc/shorts status

Here's the status of euterpe and mnemo:

euterpe lower drc's:

It's got another day to run, but the intermediate results show a two new drc errors flags dealing with poly silicide and contact ped. No big deal, but needs to be fixed.

euterpe upper drc's:

as of yesterday, they were as clean as I could get them. The remaining errors are from the router and via twinner which will be filled by Tom's notch filler.

Geert has regenerated some new layouts and upper and lower drc's are resubmitted.

euterpe shorts checks:

The upper right corner shorts check came back clean. This is one corner where previous shorts checks failed. Hopefully this is a good indicator the shorts have been removed.

A new shorts check has been submitted and will start sometime early next week.

Mnemo upper and lower drc's:

both are running! The uppers should be done late tonight and the lower sometime monday.

The floating poly check is not working quite correct yet. It finds shorts which are not real, but do affect the results. I'm working on fixing this.

Tiz all for now.
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: Curtis Abbott [abbott@tallis]
Sent: Saturday, February 11, 1995 1:12 PM
To: 'tbr@tallis'
Subject: discussion

I came looking for you Friday -- can we hook up Monday sometime for a chat? I want to ask some Euterpe questions of a sensitive nature.

- Curtis

.

From: tbr
Sent: Saturday, February 11, 1995 1:59 PM
To: 'geert (Geert Rosseel)'
Subject: Cronus Module
Follow Up Flag: Follow up
Flag Status: Red

This is going to conflict with mouss's VP pre-meeting

Geert Rosseel wrote (on Fri Feb 10):

Hi,

Can we meet on Monday morning 11:00 a.m. to discuss the system level implications on the Cronus chip-design. We are trying to finalize specifications on the chip and there seem to be a couple of loose ends ..

Thank's

Geert

Monday Feb. 13
11 a.m.
Hardware Conference Room

From: tbr (Tim B. Robinson)
Sent: Saturday, February 11, 1995 1:59 PM
To: 'geert (Geert Rosseel)'
Subject: Cronus Module

This is going to conflict with mouss's VP pre-meeting

Geert Rosseel wrote (on Fri Feb 10):

Hi,

Can we meet on Monday morning 11:00 a.m. to discuss the system level implications on the Cronus chip-design. We are trying to finalize specifications on the chip and there seem to be a couple of loose ends ..

Thank's

Geert

Monday Feb. 13
11 a.m.
Hardware Conference Room

.

From: tbr
Sent: Saturday, February 11, 1995 2:07 PM
To: 'geert (Geert Rosseel)'
Cc: 'vanthof'
Subject: New Euterpe is building
Follow Up Flag: Follow up
Flag Status: Red

Geert Rosseel wrote (on Fri Feb 10):

Hi,

I started up a new euterpe build on gamorra. Should be done by tomorrow morning.

Glad you got the page OK. I didn't for some reason.

Tim

From: tbr (Tim B. Robinson)
Sent: Saturday, February 11, 1995 2:07 PM
To: 'geert (Geert Rosseel)'
Cc: 'vanthof'
Subject: New Euterpe is building

Geert Rosseel wrote (on Fri Feb 10):

Hi,

I started up a new euterpe build on gamorra. Should be done by tomorrow morning.

Glad you got the page OK. I didn't for some reason.

Tim

From: dickson (Richard Dickson)
Sent: Saturday, February 11, 1995 3:53 PM
To: 'geert'
Subject: datapath

geert,

i'm not off by much fitting everything to the rigth of $x = 2226$. since the blocks grow a little when i put them together in rich_euterpe gards i have to use the rich_euterpe gards placement data and go back and update the standalone placements. (ie i have to go completely around the loop to make the necessay improvements and this takes alot of cpu cycles) i'll continue to push. i'll probably finish sometime this weekend. i'll keep you posted.

dickson

.

From: tbr
Sent: Saturday, February 11, 1995 5:57 PM
To: 'Curtis Abbott'
Subject: discussion
Follow Up Flag: Follow up
Flag Status: Red

Curtis Abbott wrote (on Sat Feb 11):

I came looking for you Friday -- can we hook up Monday sometime for a chat? I want to ask some Euterpe questions of a sensitive nature.

Sure. Calendar is looking pretty full, but right after lunch might work.

Tim

.

From: tbr
Sent: Saturday, February 11, 1995 6:41 PM
To: 'Tom Eich'
Cc: 'dbulfer'
Subject: DECISION IMMINENT: Fanless Euterpe Module
Follow Up Flag: Follow up
Flag Status: Red

Tom Eich wrote (on Thu Feb 2):

DECISION IMMINENT FOR PANDORA EUTERPE MODULE TO BE COOLED BY SYSTEM LEVEL FAN.

Shou this now get promoted to a FINAL DECISION?

Tim

From: Tom Eich [tbe@MicroUnity.com]
Sent: Saturday, February 11, 1995 7:36 PM
To: 'pandora@MicroUnity.com'
Subject: FINAL DECISION: Fanless Euterpe Module

The Euterpe module in Pandora will not have an integral cooling fan. The system level blowers will provide the required airflow for Euterpe and the SDRAMs.

(Cronus module status is pending review with Geert et al in light of the reversion to the 5V design and consequent dissipation. A separate message will be issued relative to the Cronus module in Pandora.)

-Tom

Tom Eich
MicroUnity Systems Engineering, Inc.
255 Caspian Dr. Sunnyvale, CA 94089
(408) 734-8100, (408) 734-8136 fax

tbe@microunity.com

.

From: Tom Eich [tbe@MicroUnity.com]
Sent: Saturday, February 11, 1995 7:43 PM
To: 'tbr'; 'dbulfer'
Subject: Re: DECISION IMMINENT: Fanless Euterpe Module

tbr wrote:

>Tom Eich wrote (on Thu Feb 2):
>
> DECISION IMMINENT FOR PANDORA EUTERPE MODULE TO BE COOLED BY SYSTEM LEVEL
>FAN.
>
>
>Shou this now get promoted to a FINAL DECISION?
>
>Tim

Yes--note the reference in the FINAL DECISION post to the Cronus module. At ~100W for the purported 3.3 design, the system level blower approach was fairly easily extended from its application in a Euterpe based Pandora, since we are planning to use temperature controlled fans. In light of the return to 5Vdc and ~150W, I thought it prudent to allow Herman and myself time to layout and analyze for this case, since the power dissipation is no longer similar to Euterpe. We are meeting at 10:00 am Monday to discuss (I've forwarded Geert's message to Herman) and I will post an Imminent and then Final decision messages after concluding preliminary analysis, this week I hope.

-Tom

Tom Eich | tbe@microunity.com
MicroUnity Systems Engineering, Inc. |
255 Caspian Dr. Sunnyvale, CA 94089 |
(408)734-8100, (408)734-8136 fax |

.

From: tbr
Sent: Saturday, February 11, 1995 7:51 PM
To: 'Tom Eich'
Cc: 'dbulfer'
Subject: Re: DECISION IMMINENT: Fanless Euterpe Module
Follow Up Flag: Follow up
Flag Status: Red

Tom Eich wrote (on Sat Feb 11):

Yes--note the reference in the FINAL DECISION post to the Cronus module. At ~100W for the purported 3.3 design, the system level blower approach was fairly easily extended from its application in a Euterpe based Pandora, since we are planning to use temperature controlled fans. In light of the return to 5Vdc and ~150W, I thought it prudent to allow Herman and myself time to layout and analyze for this case, since the power dissipation is no longer similar to Euterpe. We are meeting at 10:00 am Monday to discuss (I've forwarded Geert's message to Herman) and I will post an Imminent and then Final decision messages after concluding preliminary analysis, this week I hope.

OK, good points.

Tim

.

From: geert (Geert Rosseel)
Sent: Saturday, February 11, 1995 9:39 PM
To: 'tbr'
Cc: 'sysadmin'
Subject: Re: ISDN question

Thank's Tim, I'll try that

I need the DISPLAY locally because I want to do mincut on the top-level Euterpe.

Geert

From: tbr (Tim B. Robinson)
Sent: Saturday, February 11, 1995 10:35 PM
To: 'fwo (Fred Obermeier)'
Cc: 'bpw'; 'geert'
Subject: Csyn Euterpe BOM 223 errors

Fred Obermeier wrote (on Wed Feb 8):

Hi,

Csyn now performs more stringent checks on wired emitter (w) and wired collector (y) nodes. If one uses a #w or #y, then the # must match among all the driver nodes. If one uses numberless w or y, then all drivers must use the same numberless w and/or y. More restrictive checks will follow.

The Output Short check errors found in tbr_euterpe-pass1.splvs generated from bsrc BOM 223.0 are listed below. Please let me know when these errors have been fixed.

< big snip >

Looks like all of this is in the tlb. BP, has this been corrected, or will we need another snapshot update to deal with it?

Tim

.

From: tbr
Sent: Saturday, February 11, 1995 11:02 PM
To: 'wampler (Kurt Wampler)'
Cc: 'geert'; 'hopper'; 'lisar'; 'paulp'; 'tau'; 'tom'; 'vanthof'; 'vo'
Subject: Re: euterpe drc status
Follow Up Flag: Follow up
Flag Status: Red

Kurt Wampler wrote (on Fri Feb 10):

Kurt Wampler writes:

| The trombone extends all the way to the south end of the M2OBS
| flange, where it made a one-track eastward jog in M2, and then headed back
| up north in M3 to hit the PHI_B target. After "succeeding" in this way,
| the dog-leg post-processor converted the one-track M2 jog into a M3 jog
| and removed the vias, leaving the trombone.

Tom L. replies:

>Cool! (and good detective work, Kurt!)

>

>I'm really glad we stumbled onto this problem, but it makes me a bit
>nervous. Is there some way we can put in an automated check for
>unreasonably long clock connections (whatever 'unreasonably long'
>means)?

If these were what GARDS considers signal nets, they would show up as unexpectedly long wires and would fail timing. GARDS PG nets like PHI_[AB]2P are inherently very long, and so can't be subjected to this simple total-net-length criterion. Looking at their database documentation, they do have segment & via lists for each of the PG nets. It would be possible to write a GEARS program which scan these segment lists and output the coordinates of any PG routing segments longer than some stated length threshold. Someone would then have to manually view each of these long PG segments in REDIT and pass judgment on their validity. I'm not sure how many long segments might be legitimate, or where to set the length threshold.

If we're collectively curious enough about this, I could cobble up the GEARS program to perform this check and see what turns up. Comments?

Sounds like this could be worthwhile. On a normal net we ought to pick it up as a timing violation, but on a clock net like this it could end up being a killer skew problem.

Tim

From: tbr (Tim B. Robinson)
Sent: Saturday, February 11, 1995 11:02 PM
To: 'wampler (Kurt Wampler)'
Cc: 'geert'; 'hopper'; 'lisar'; 'paulp'; 'tau'; 'tom'; 'vanthof'; 'vo'
Subject: Re: euterpe drc status

Kurt Wampler wrote (on Fri Feb 10):

Kurt Wampler writes:

M2OBS The trombone extends all the way to the south end of the
flange, where it made a one-track eastward jog in M2, and then headed back
up north in M3 to hit the PHI_B target. After "succeeding" in this way,
the dog-leg post-processor converted the one-track M2 jog into a M3 jog
and removed the vias, leaving the trombone.

Tom L. replies:

>Cool! (and good detective work, Kurt!)

>

>I'm really glad we stumbled onto this problem, but it makes me a bit
>nervous. Is there some way we can put in an automated check for
>unreasonably long clock connections (whatever 'unreasonably long'
>means)?

If these were what GARDS considers signal nets, they would show up as
unexpectedly long wires and would fail timing. GARDS PG nets like PHI_[AB]2P
are inherently very long, and so can't be subjected to this simple
total-net-length criterion. Looking at their database documentation, they
do have segment & via lists for each of the PG nets. It would be possible to
write a GEARS program which scan these segment lists and output the
coordinates of any PG routing segments longer than some stated length
threshold. Someone would then have to manually view each of these long PG
segments in REDIT and pass judgment on their validity. I'm not sure how
many long segments might be legitimate, or where to set the length
threshold.

If we're collectively curious enough about this, I could cobble up the
GEARS program to perform this check and see what turns up. Comments?

Sounds like this could be worthwhile. On a normal net we ought to pick it up as a timing
violation, but on a clock net like this it could end up being a killer skew problem.

Tim

From: Buffalo Chip [chip@rhea]
Sent: Sunday, February 12, 1995 1:49 AM
To: 'geert@rhea'
Subject: pager log message

page from chip to geert:

Release euterpe/verilog/bsrc/hc BOM 85.0 initiated by woody completed @ Sat Feb 11
23:46:40 PST 1995 with exit status 0.. chip

From: lisar (Lisa Robinson)
Sent: Sunday, February 12, 1995 2:18 PM
To: 'mws'
Cc: 'billz'; 'dickson'; 'jeffm'; 'tbr'; 'woody'
Subject: BOM 229 - Great

Fixed icachemiss and nbfulltest. No supprises so far

Design Name: i_euterpe_wrap
Run Date: 12295
Run ID: 9348

Simulator: i_euterpe_wrap.ioj was built on Sun Feb 12 4:53:26 1995
Using BOM: Version BOM,v 229.0 1995/02/12 01:53:03 LT mws
Warning: Local BOM is out of date ...
Log Message:

```
testl0_0 Ran ok
load_0 Ran ok
store_unique_0 Ran ok
cystoreload_0 Ran ok
memtest_0 Ran ok
ibuf_storeeasy_0 Ran ok
itag_storeeasy_0 Ran ok
dtag_storeeasy_0 Ran ok
ltlb_0 Ran ok
gtlb_0 Ran ok
gtlbaccess4_0 Ran ok
gtlbmisseasy_0 Ran ok
dcacheeasy_0 Ran ok
dcacheharder_0 Ran ok
dcacheannoying_0 Take a look at this ...
0 0000800000C0004C0000800000C0004C @1598403.000 NS
0 FFFFFFFFFFFFFFFFE0000800000C00060 @1598409.000 NS
0 00000000000000000000000000000000 @1598415.000 NS
0 0000800000C002080000800000C00208 @1598421.000 NS
0 0000800000C002100000800000C00210 @1598427.000 NS
0 FFFFFFFFFFFFFFFF0000800000C00060 @1598433.000 NS
0 00000000000000000000000000000000 @1598439.000 NS
0 00000000000000800000000000000008 @1598445.000 NS
0 0000800000C002080000800000C00208 @1598451.000 NS
1 00000000000000FAB00000000000000FAB @1598457.000 NS
0 00000000000000000000000000000000 @1598463.000 NS
0 00000000000000800000000000000008 @1598469.000 NS
0 0000800000C0004C0000800000C0004C @1598475.000 NS
1 00000000000000BAD0000000000000BAD @1598481.000 NS
Failed

dcachenoalloc_0 Ran ok
```

icacheharder_0 Ran ok
icachemiss_0 Ran ok
icacheannoying_0 Ran ok
nbuseeasy_0 Ran ok
nbfulltest_0 Ran ok
nbhiprio_0 Ran ok
dram_load_0 Ran ok
dram_store_unique_0 Ran ok
dramharder_0 Ran ok
bdownharder_0 No result
sysproto1_1 No result
sysproto2_1 No result
cerbeasy_0 No result
knobharder_0 No result
Total number cycles run = 2915833

From: vanthof (vant)
Sent: Sunday, February 12, 1995 11:19 PM
To: 'hopper (Mark Hofmann)'; 'geert (Geert Rosseel)'; 'lisar (Lisa Robinson)'; 'vo (Tom Vo)'; 'tbr (Tim B. Robinson)'
Cc: 'vanthof (Dave Van't Hof)'
Subject: drc/lvs status

The euterpe lower drc's came back with about 6 or 7 new errors. I have not looked at them yet so I don't know what's causing the errors.

euterpe upper and lower are rerunning from Geert's last reroute.

The euterpe shorts check is still running and I'll know by the morning if there are any more shorts.

Mnemo upper drc's finished and it's about 3.7MB. Not bad for a first run.

Mnemo lower drc's are still running.

Thanks,
Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: hopper (Mark Hofmann)
Sent: Monday, February 13, 1995 2:44 AM
To: 'Jay Tomlinson'
Cc: 'sysadm'
Subject: Re: pim2pof error

Jay Tomlinson writes:
hopper,

I got the following when trying to make uu.

[snip]

/n/auspex/s20/woody/chip/euterpe/tools/src/pim2pof/multiPim.awk: Command not found.

Looks like more machine-machine weirdness.
I just did :

ls -l /n/auspex/s20/woody/chip/euterpe/tools/src/pim2pof/multiPim.awk

and got :

-rwxr-xr-x 1 chip 2002 Dec 6 06:24 /n/auspex/s20/woody/chip/euterpe/tools/src/pim2pof/multiPim.awk

All I can say is, try your run again.

-thanks,
hopper

From: solo (John Campbell)
Sent: Monday, February 13, 1995 9:15 AM
To: 'B. P. Wong'
Cc: 'tbr (Tim B. Robinson)'; 'bpw (B. P. Wong)'; 'fwo (Fred Obermeier)'; 'geert (Geert Rosseel)';
'hopper (Mark Hofmann)'
Subject: Re: Csyn euterpe bom 223

as B. P. Wong was saying

..

..

..The changes have not been implemented yet for 2 reasons. Firstly we are ..implementing some drc fixes and this weekend is the when solo will running ..the large lvs runs. I do not want any schematic node name change to cause ..any problems with the lvs run. Once the lvs comes out clean then we can ..go back and edit the GTLB database again.

..

..The second reason is that we have just gone through a fix of the vref ..node names not too long ago and now this vwy names start cropping out.

..

..When will this end? We can't continually punish those that finish ..their projects first by continually moving the target.

..

..At this point in time we are strapped against another schedule -- the ..CMOS euterpe which is quite important that we do not slip on this project ..and this petty changes will detract our attention.□[..

..Here is my commitment: As soon as the lvs comes back clean then the changes ..to fix the csyn errors will be implemented.

..

..bpw

..

....

regards,

solo a.k.a. John Campbell x516

From: lisar (Lisa Robinson)
Sent: Monday, February 13, 1995 9:21 AM
To: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Subject: Test status

BOM 229 running on Zycad
BOM 229 running on IKOS

New business

brmissey_0 229 - Failed, trying to get dump, onchip_0 ran okay
brmisstest_0 229 - Failed
sysprotol,2 229 - No dump yet
exl1test2 229 -

exlocktest_0 229
exl5test 229 - went to bad (expected)
exr1easy 229
exresgcmprietest1_0 }
exresgexpitest1_0 }
exresgmshritest1_0 }
exresgrotritest1_0 } 229 - all went to bad (expected)
exresgshlittest1_0 }
exresgshritest1_0 }
exresgucmprietest1_0 }
exresguexpitest1_0 }
exresgushritest1_0 }

Old Business - Need to reun and if necessary redump these

dcacheharder2_0 223 - Bad - trace on rhodan /s3 6295.18639 - _V dump on rhodan /s3
dcacheharder3_0 223 - Bad - trace on rhodan /s3 7295.9430 - _V dump on rhodan /s3

dcache_sz_4k_1 223 - went to X } Traces in /n/rhodan/s3/euterpe/verilog/bsrc/res/7295.19339
dcache_sz_8k_1 223 - went to X }
dcache_sz_16k_1 223 - X - trace on rhodan /s3 6295.15970

icache_func_1 223 New trace in 6295.18837 on rhodan /s3

watchtest 223 - X - Doesn't seem to be taking a machine check, trying to get a dump

xlu_field_5_1 223 - X - trace /n/rhodan/s3/euterpe/verilog/bsrc/res/4295.29774 trying to get a dump

icache_sz_4k_1 223 } traces in 5295.7249 Jeff these are for you!
icache_sz_8k_1 223 }
icache_sz_16k_1 223 }

uncruptharder_0 220 - Dump on nosferatu /s2
dcache_func_1 216 - hung dcachenoalloc NEW dump available ~tbr

barrel_1 218 - trace in /n/rhodan/s3/euterpe/verilog/bsrc/res/1295.11572, recreating with smaller test dramex

bgate_U

cerbarbeasy_0 Lisa R to run again as verilog run is well behaved

gtlb_miss_1 223 - X rhodan /s3 8295.13771

Need sync ops:

saaseasy 218 - Dump on nosferatu /s2 - Problem understood

scaseasy 218

saastest_0

scastest_0

nb_slow 223 - Running a longgggg time trace on rhodan /s3 7295.19105

nb_1

nb_hermes_1

nb_combo_1

dcache_stress_1

dcache_perf_ldst5t_1

icache_stress_1

icache_perf_5t_1

align_at_1

fva_conflict_1

hermes_conflict_1

dcache_conflict_1

atomic_conflict_1

oc-synch_U

synch_1

Have not yet been run:

doubleextest_0

doublemctest_0

cerbstarttest_0 - Need to build a "custom" simulator

iorupttest_0

ruptpintest_0 - Need to build a "custom" simulator

dcache_except_1

dcache_perf_ld1t_1

dcache_perf_st1t_1

dcache_perf_ldst1t_1

addr_map_dram

interrupt_1

cache_1

exception_1

bgate_1

barrel_1

interrupt_U

exception_U

bgate_U

mem_U

tlb_U

synch_U

barrel_U

cache_U

gtlb_miss_U

Cannot yet be run:

instr_U
instr_1
tlb_1
insn_1
nulltest
unix

XLU tests

xlu_rotate_1_1
xlu_rotate_2_1
xlu_expand_1_1
xlu_compress_1_1
xlu_extract_1_1
xlu_field_1_1
xlu_field_2_1
xlu_field_3_1
xlu_field_4_1
xlu_copyswap_1_1
xlu_copyswap_2_1
xlu_copyswap_3_1
xlu_copyswap_4_1
xlu_shufflemux_1_1
xlu_select_1_1

Not yet implemented:

brcolltest_0
brcrosstest_0
brimmlongtest_0
exprietest_0
canceltest_0
hermtotest_0
cerbtotest_0
hermerrtest_0
eventregtest_0
exintbashtest_0
cerb_registers_0
cerberror_0
testerinit_0
memmap_0
nbbashtest_0
cerbraw_0
cerbarbtests
hcpplltests

From: solo (John Campbell)
Sent: Monday, February 13, 1995 9:50 AM
To: 'B. P. Wong'
Cc: 'tbr (Tim B. Robinson)'; 'bpw (B. P. Wong)'; 'fwo (Fred Obermeier)'; 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'
Subject: Re: Csyn euterpe bom 223

as B. P. Wong was saying

..

..

..The changes have not been implemented yet for 2 reasons. Firstly we are ..implementing some drc fixes and this weekend is the when solo will running ..the large lvs runs. I do not want any schematic node name change to cause ..any problems with the lvs run. Once the lvs comes out clean then we can ..go back and edit the GTLB database again.

..

..The second reason is that we have just gone through a fix of the vref ..node names not too long ago and now this vwy names start cropping out.

..

..When will this end? We can't continually punish those that finish ..their projects first by continually moving the target.

..

..At this point in time we are strapped against another schedule -- the ..CMOS euterpe which is quite important that we do not slip on this project ..and this petty changes will detract our attention.□[..

..Here is my commitment: As soon as the lvs comes back clean then the changes ..to fix the csyn errors will be implemented.

..

..bpw

..

No large lvs were run this weekend. The lvs i run is on the released database and should not be used as a check for mdunit edits. this will corrupt our databases unnecessarily and introduce totally unintended errors as in this instance where dave and i decided not to run. now, if these new layouts are released they could corrupt runs of several days.

it is still the responsibility of the engineer to check his own work unless i buy into checking it for him. i am not likely to do that at this stage of a chip.

....

regards,

solo a.k.a. John Campbell x516

.

From: tbr
Sent: Monday, February 13, 1995 10:54 AM
To: 'solo (John Campbell)'
Cc: 'bpw (B. P. Wong)'; 'B. P. Wong'; 'fwo (Fred Obermeier)'; 'Geert Rosseel'; 'Mark Hofmann'; 'Lisa Robinson'
Subject: Re: Csyn euterpe bom 223
Follow Up Flag: Follow up
Flag Status: Red

John Campbell wrote (on Mon Feb 13):

as B. P. Wong was saying

..

..

..The changes have not been implemented yet for 2 reasons. Firstly we are
..implementing some drc fixes and this weekend is the when solo will running
..the large lvs runs. I do not want any schematic node name change to cause
..any problems with the lvs run. Once the lvs comes out clean then we can
..go back and edit the GTLB database again.

..

..The second reason is that we have just gone through a fix of the vref
..node names not too long ago and now this vwy names start cropping out.

..

..When will this end? We can't continually punish those that finish
..their projects first by continually moving the target.

..

..At this point in time we are strapped against another schedule -- the
..CMOS euterpe which is quite important that we do not slip on this project
..and this petty changes will detract our attention.□[

..

..Here is my commitment: As soon as the lvs comes back clean then the changes
..to fix the csyn errors will be implemented.

..

..bpw

..

No large lvs were run this weekend. The lvs i run is on the released
database and should not be used as a check for mdunit edits. this
will corrupt our databases unnecessarily and introduce totally
unintended errors as in this instance where dave and i decided not to
run. now, if these new layouts are released they could corrupt runs
of several days.

it is still the responsibility of the engineer to check his own work
unless i buy into checking it for him. i am not likely to do that at
this stage of a chip.

I get the impression from fwo that this may be a problem with csyn
being over-agressive and that this should be passing. I think we need
to be really clear on that before wasting time making edits and
potentially introducing new problems.

Tim

From: tbr (Tim B. Robinson)
Sent: Monday, February 13, 1995 10:54 AM
To: 'solo (John Campbell)'
Cc: 'bpw (B. P. Wong)'; 'B. P. Wong'; 'fwo (Fred Obermeier)'; 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'
Subject: Re: Csyn euterpe bom 223

John Campbell wrote (on Mon Feb 13):

as B. P. Wong was saying

..

..

..The changes have not been implemented yet for 2 reasons. Firstly we are
..implementing some drc fixes and this weekend is the when solo will running
..the large lvs runs. I do not want any schematic node name change to cause
..any problems with the lvs run. Once the lvs comes out clean then we can
..go back and edit the GTLB database again.

..

..The second reason is that we have just gone through a fix of the vref
..node names not too long ago and now this vwy names start cropping out.

..

..When will this end? We can't continually punish those that finish
..their projects first by continually moving the target.

..

..At this point in time we are strapped against another schedule -- the
..CMOS euterpe which is quite important that we do not slip on this project
..and this petty changes will detract our attention.□[

..

..Here is my commitment: As soon as the lvs comes back clean then the changes
..to fix the csyn errors will be implemented.

..

..bpw

..

No large lvs were run this weekend. The lvs i run is on the released
database and should not be used as a check for mdunit edits. this
will corrupt our databases unnecessarily and introduce totally
unintended errors as in this instance where dave and i decided not to
run. now, if these new layouts are released they could corrupt runs
of several days.

it is still the responsibility of the engineer to check his own work
unless i buy into checking it for him. i am not likely to do that at
this stage of a chip.

I get the impression from fwo that this may be a problem with csyn being over-agressive
and that this should be passing. I think we need to be really clear on that before
wasting time making edits and potentially introducing new problems.

Tim

.

From: woody (Jay Tomlinson)
Sent: Monday, February 13, 1995 11:26 AM
To: 'hopper (Mark Hofmann)'
Cc: 'sysadm'
Subject: Re: pim2pof error

Mark,

I found the problem. It's /usr/local/bin/gawk that is not found. If I ls -l I

get:

```
godzilla:[uu] ls -l /usr/local/bin/gawk
lrwxrwxrwx 1 root      20 Jul 25 1992 /usr/local/bin/gawk -> ../pkg/gawk/bin/gawk
godzilla:[uu] ls -l /usr/local/pkg
lrwxrwxrwx 1 root      22 Mar 31 1992 /usr/local/pkg -> /n/sun/usr/local.d/pkg/
godzilla:[uu] ls -l /n/sun/usr/local.d/pkg/gawk
lrwxrwxrwx 1 root      9 Jul 25 1992 /n/sun/usr/local.d/pkg/gawk -> gawk-2.13
godzilla:[uu] ls -l /n/sun/usr/local.d/pkg/gawk-2.13
lrwxrwxrwx 1 root      24 Jul 25 1992 /n/sun/usr/local.d/pkg/gawk-2.13 -> /n/rama/s6/gnu/gawk-2.13
godzilla:[uu] ls -l /n/rama/s6/gnu/gawk-2.13
/n/rama/s6/gnu/gawk-2.13 not found
```

Is something wrong with wrong with rama?

woody

Mark Hofmann wrote (on Mon Feb 13):

Jay Tomlinson writes:

hopper,

I got the following when trying to make uu.

[snip]

/n/auspex/s20/woody/chip/euterpe/tools/src/pim2pof/multiPim.awk: Command not found.

Looks like more machine-machine weirdness.

I just did :

```
ls -l /n/auspex/s20/woody/chip/euterpe/tools/src/pim2pof/multiPim.awk
```

and got :

```
-rwxr-xr-x 1 chip      2002 Dec 6 06:24 /n/auspex/s20/woody/chip/euterpe/tools/src/pim2pof/multiPim.awk
```

All I can say is, try your run again.

-thanks,

hopper

From: bpw (B. P. Wong)
Sent: Monday, February 13, 1995 11:29 AM
To: 'tbr'
Cc: 'bpw'; 'fwo'; 'geert'; 'hopper'; 'lisar'; 'solo'
Subject: Re: Csyn euterpe bom 223

>
> I get the impression from fwo that this may be a problem with csyn
> being over-agressive and that this should be passing. I think we need
> to be really clear on that before wasting time making edits and
> potentially introducing new problems.
>
> Tim
>
This is fair, I appreciate it. I guess Fred will let me know if I need to fix those node
names.

Rgds,

bpw

From: lisar (Lisa Robinson)
Sent: Monday, February 13, 1995 11:49 AM
To: 'craig'; 'lisar'
Subject: Registered copy generated

Copy created by: lisar
Copy created at: Mon Feb 13 09:48:31 PST 1995
Copy number: 285
Copy registered to: Deepak Tripathi
Input file:
/u/craig/documents/Terpsichore/Terpsichore.macps.gz.des
Output file: /u/craig/documents/Terpsichore/Terpsichore.ps
Printed to: rsh plotter lpr -PCraig
Recorded in file: /u/craig/documents/RegistrationLog

[This message generated by /u/craig/bin/macpstops]

From: fwo (Fred Obermeier)
Sent: Monday, February 13, 1995 12:23 PM
To: 'bpw'; 'tbr'
Cc: 'fwo'; 'geert'; 'hopper'; 'lisar'; 'solo'
Subject: Re: Csyn euterpe bom 223

BPW writes:

```
>
> >
> > I get the impression from fwo that this may be a problem with csyn
> > being over-agressive and that this should be passing. I think we
> > need to be really clear on that before wasting time making edits and
> > potentially introducing new problems.
> >
> > Tim
> >
> This is fair, I appreciate it. I guess Fred will let me know if I
> need to fix those node names.
>
> Rgds,
>
> bpw
```

Csyn, like euterpe is continually improving. Csyn rules are changed so that a consistent naming strategy helps us identify wiring errors. I don't know how most of the designs are supposed to be wired. I need feedback from designers if you think that csyn is wrong in reporting a false error as well as errors you may know of that csyn hasn't caught.

In this case, I spoke with a number of people about the OutputShorts check, and suggestions were made of how to appropriately check w/y drivers. Problem is that the OutputShort check did very little checking on these nodes. It didn't even do the checking as described in the signame document where the numbers on w and y must match. According to the signame document, you are not supposed to be able to short tail_vwy and tail_yw since the second one doesn't have the same number of y's as the other signal.

The rwl lines are a different case. Problem is that some people use w/y to get csyn to perform no checking on the interconnected nodes. This probably isn't a good idea since we already have an 'x' (promiscuous) for this purpose. I have implemented the following OutputShort checks. As from the csyn.rules file:

```
# If any driver pin has a w and/or y qualifier, then all driver pins must have # the same
# numbered w and/or y. A cell property can override this.
# Name mapping from csyn.signames may also change pin properties.
# Run signame to see what signals get mapped to.
#
# Most of the following tests are implemented in code for efficiency:
#   if any driver has a:      then
#       w                     w must match all other drivers.
#       #w                    #w must match all other drivers.
#       y                     y must match all other drivers.
#       #y                    #y must match all other drivers.
#       w|#w                  #p must match for all drivers.
Some kind of check needs to be added to allow vref's to pass too.
```

Changing signal names may seem irritating, but we need to perform some kinds of checks to make sure our designs are connected properly.

Your suggested for improvements are appreciated, Fred.

.

From: wayne (Wayne Freitas)
Sent: Monday, February 13, 1995 12:51 PM
To: 'graham'
Cc: 'dane'; 'tbr'; 'noel'
Subject: Re: Hold-up time

>
> I made a mistake in the arithmetic when we discussed
> hold-up time of the PSU in my office.
>
> 470uF with 1 amp drawn and a droop of 30V results in
> about 15 milliseconds. If the spec is 32mS, the capacitance
> is not adequate.
>
> I suspect that Noel calculated this earlier using a more
> optimistic droop, >30 volts.
>
> Graham.
>

Graham, this is what I have.

The spec says that we must run on a AC Voltage of 120VAC +/-
20% at a frequency of 57 to 63Hz.

Using the following equation you get a DC voltage out
of the AC-DC board of:

$$Vo_{avg} = [(\sqrt{2} * V_{in})^2] - V_f$$

V_o = Output Voltage
 V_{in} = Input Voltage (AC)
 V_f = Internal Voltage drop (~ 5volts)

---Average---

$V_{in} = 120VAC$
 $Vo_{avg} = (\sqrt{2} * 120)^2 - 5 = 334.4Volts\ DC.$

---Worst Case---

$V_{in} = 96VAC$
 $Vo_{avg} = (\sqrt{2} * 96)^2 - 5 = 266.5Volts\ DC.$

The below equation comes from a power supply manufacturer for
calculating minimum capacitance value for hold-up time.

$$Co_{(eff)} = \frac{2 * P_{in} * T_h}{[(V_o - V_{p-p})^2 - (V_{do})^2]}$$

$Co_{(eff)}$ = Total effective capacitance value
 P_{in} = Total system input power requirements
 V_o = DC output rectified unregulated voltage
 V_{p-p} = Ripple voltage
 V_{do} = Dropout voltage of DC module
 T_h = Output hold time

If I assume Euterpe uses 28A @ 3.3V, and Calliope uses 17A at 3.3V you get 45A @ 3.3V. I don't have all the numbers so I won't add anything on for the SDRAM's or FlashROM, etc. In addition we have a 3A rating for the +5 and a total of 3A rated for the +12 (reg & unreg). The RO spec's 240V minimum (Vdo). I've seen the spec on two different vendors for ripple voltage around 25V, but I'll be aggressive and use 40V. So if we use the above equation I get the following:

Example 1 Pin = 45A @ 3.3V, 1A @ 5.0V and 1A @ 12V = 165.5W
 using a 73% efficiency rating for the DC
 DC Module requires 227W.

Example 2 Pin = 45A @ 3.3V, 3A @ 5.0V and 3A @ 12V = 200W
 using the same efficiency rating would
 then require 274W. This is close to worst
 case condition.

$$\frac{2 * 227 * .032}{(334.4 - 40)^2 - (240)^2} = \frac{14.528}{86,671 - 57,600} = 500\mu\text{F}$$

$$\frac{2 * 274 * .032}{(266.5 - 25)^2 - (240)^2} = \frac{17.536}{58,322 - 57,600} = 24,280\mu\text{F}$$

From: lisar (Lisa Robinson)
Sent: Monday, February 13, 1995 1:42 PM
To: 'craig'; 'lisar'
Subject: Registered copy generated

Copy created by: lisar
Copy created at: Mon Feb 13 11:41:54 PST 1995
Copy number: 286
Copy registered to: Vil Bahadur
Input file:
/u/craig/documents/Terpsichore/Terpsichore.macps.gz.des
Output file: /u/craig/documents/Terpsichore/Terpsichore.ps
Printed to: rsh plotter lpr -PCraig
Recorded in file: /u/craig/documents/RegistrationLog

[This message generated by /u/craig/bin/macpstops]

From: vanthof (vant)
Sent: Monday, February 13, 1995 2:24 PM
To: 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'hopper (Mark Hofmann)'; 'geert (Geert Rosseel)'; 'vo (Tom Vo)'
Cc: 'vanthof (Dave Van't Hof)'
Subject: euterpe still has shorts.

Euterpe still has a vdd/vss short. I'll start up quadrant short checks again.

Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: hopper (Mark Hofmann)
Sent: Monday, February 13, 1995 3:19 PM
To: 'Richard Dickson'
Cc: 'geert (Geert Rosseel)'; 'tbr (Tim B. Robinson)'; 'vant'; 'tom (Thomas Laidig)'
Subject: Re: gards flow

Richard Dickson writes:

you'all,

this has happened in the past to me and i'm not understanding this.

[snip]

what happened before 20:52 that caused this job to do this route ???

the log file is dickson/euterpe/verilog/bsrc/mc/aaa

maybe this is why my jobs are failing. i bet the makefiles recipes dont survive this backtraking. the job is still running but i bet it fails ...

I don't think I understand it either.

It looks like the iter stage is reached, timing fails (exit code 1) and then the make goes back to pass3 and then onto iter a second time. I'm not sure what it will do this time (aaa is still growing). I thought that it should not go back to pass3, but stay in iter. So I'm confused, too.

Tom or Dave care to have a look at ~dickson/euterpe/verilog/bsrc/mc/aaa?

-hopper

From: hopper (Mark Hofmann)
Sent: Monday, February 13, 1995 3:23 PM
To: 'Geert Rosseel'
Cc: 'dickson (Richard Dickson)'; 'tbr (Tim B. Robinson)'; 'wampler (Kurt Wampler)'
Subject: Re: Not so good top-level experiment ..

Geert Rosseel writes:

Hi,

My route of the "better" top-level route finished. It is about the same as before +- 5000 unroutes but :

- a. Somehow I don't seem to have the pin-protect turned on. There are a lot of places (especially in Cerberus) where a m3 wire runs over a m2 target and obstructs it. This causes a lot of disconnects.

You find no messages of the sort:

PIN PROTECTORS WILL BE ENFORCED UNTIL ENTIRE NET IS ROUTED ?

- b. gt placement now is bad .. about a zillion unroutes.

I think the stuff I did helped, but it's hard to tell because a lot of wires also interface with gt ..

I will rebuild the old gt tonight .. if someone can tell me soon how to deal with the pin-protect stuff. I can start up another route tonight.

Geert,

You can find the old gt as:

~hopper/chip/euterpe/verilog/bsrc/gt/old/gt_control.pim1

-hopper

From: lisar (Lisa Robinson)
Sent: Monday, February 13, 1995 3:51 PM
To: 'craig'; 'lisar'
Subject: Registered copy generated

Copy created by: lisar
Copy created at: Mon Feb 13 13:50:49 PST 1995
Copy number: 287
Copy registered to: Bob Venticinque
Input file:
/u/craig/documents/Terpsichore/Terpsichore.macps.gz.des
Output file: /u/craig/documents/Terpsichore/Terpsichore.ps
Printed to: rsh plotter lpr -PCraig
Recorded in file: /u/craig/documents/RegistrationLog

[This message generated by /u/craig/bin/macpstops]

From: Curtis Abbott [abbott@tallis]
Sent: Monday, February 13, 1995 4:34 PM
To: 'tbr@tallis'; 'craig@tallis'; 'qua@tallis'
Subject: averaging instructions

Recently, our ongoing work has convinced me that we've missed something fairly important in the implemented Euterpe instruction set.

There is a small family of group instructions related to averaging that I think we should add at the first opportunity. I suggest 4 instructions, which I'll call g.add.half.N, g.sub.half.N, g.add.half.re.N, and g.sub.half.re.N, for N=8,16,32,64. (Though only N=8,16 are critical.)

The reason to bring this up now is that I've only recently become convinced about this, and have become concerned about when the next window of opportunity might be, given the directive to make Cronus "identical" in uArch to Euterpe. The reason to bring it up "privately" is that I think this is rightly a sensitive subject -- Euterpe is frozen, and needs to be completed. However, if we judge the benefit of adding these to outweigh the cost, I don't want it not to happen because nobody spoke up.

Henry and Craig have both suggested these or similar instructions in the past, but they did not find sufficiently vocal champions at the time.

In particular, Craig suggested (in a microarchitecture meeting on Feb 11, 1994):

```
g.add3.half.N: d = (a + b + c) >> 1
with one idea being to set c to 1 or 0 for rounding.
```

Henry's suggestions have occurred in meetings and private communications; I don't have specific notes. He suggests (and I concur)

```
g.add.half.N: c = "(a + b) >> 1" over N-bit fields
g.sub.half.N: c = "(b - a) >> 1" over N-bit fields
```

These would not require new major opcode points. Henry has also pointed out on several occasions that round-to-even is a useful primitive. It works as follows:

```
#define SUM_ROUND_TO_EVEN(a, b) ((a + b + (((a + b) >> 1) & 1)) DIFF_ROUND_TO_EVEN
would be similar. (I believe this definition is only correct if you're about to shift out
the LSB.) The corresponding instructions would be
```

```
g.add.half.re.N: c = "SUM_ROUND_TO_EVEN(a, b) >> 1" over N-bit
fields
g.sub.half.re.N: c = "DIFF_ROUND_TO_EVEN(b, a) >> 1" over N-bit
fields
```

The basic intuition about round-to-even is that it "atomically" corrects the statistical bias introduced by using a right shift to divide by powers of 2. The alternative is sometimes adding 1 and sometimes adding 0, so that you're biasing sometimes too high, sometimes too low. This, as well as other tricks, can be made to work, but has two disadvantages: (1) much harder to think about and program correctly; (2) is typically sensitive to pattern noise, i.e., since the rounding is done differently on different data, certain input patterns will come out wrong.

One way to think about $(a+b) \gg 1$ is as follows. The group add and sub operations that we have don't allow for full precision operands without overflow. E.g. an 8-bit add or sub generates 9 bits of result; our current instructions take the low order 8 of these; the suggested new instructions would take the high order 8 of them. The basic reason this is good is that it allows us to use full precision fields (e.g. 8-bit fields) without expansion in many cases.

The points that need to be addressed are:

1. do these instructions require a significant number of existing terp instructions to emulate?
2. what would be the difficulty of adding (some or all of) these instructions to the design we have?
3. how would we use these instructions, and what kind of savings could we expect?

As to emulation with existing instructions: g.add.half.N or g.sub.half.N require 8 instructions to emulate; the round-to-even versions require 14. It is relatively rare that we would actually emulate these instructions given their costs, though I have done it.

More commonly, we would expand once and work in the expanded space, making the real cost less than a factor of 8 greater.

As to design difficulty: it looks like the g.{add,sub}.half.N would require relatively little change to the ES unit since the bits are already being computed. The round-to-even versions would require in addition that bit 1 of the output be added to bit 0 of the sum; this introduces an opportunity for another carry propagate, so it is clearly more complex. I'm not competent to say more.

As to uses of these instructions, they would include summations in video coding calculations, comb filtering for decimation and interpolation in high rate signal processing, intermediate combining stages in fft's and so on. More specifically...

In the MPEG-2 decode macroblock reconstruction, gaddhalfre8 would remove at least 160 (of about 640) instructions from the inner loop in the uni-directional case, and similarly for the bi-directional case.

This is a potential 25% speedup, much, but not all, of which could be obtained with gaddhalf8 as well. The overall speedup would be less relative to the fully burdened loop, and our memory system may be the real bottleneck at the moment, but...

In the video encoding areas, the potential customers with whom we have interacted have been interested in mean squared error over square blocks of various sizes. g.sub.half.N is applicable to this computation, since otherwise the difference isn't computable without overflow. For example, in computing mean squared error between two 8x8 blocks of already loaded bytes, using a gsubhalf8 instruction leads to a 50% cycle count savings, from 52 to 26 cycles.

(I note in passing that we have recently developed an approach to searching for minimum mean squared error across a range of blocks that uses fft's instead of direct computations and is still more efficient.

However, it probably does not replace all uses of summation over 2-d blocks.)

The situation is similar for the absolute value norm (sum of absolute value of differences), which is used at least in some hardware in the literature. For a 16x16 block of already loaded bytes, using gaddhalf8 (or better still, gaddhalfre8) in the summation stages takes the computation from 128 to 80 cycles. (I note in passing that a gabsdiff8 instruction would reduce it by a further 48 cycles.)

In the filtering area, Henry likes the following FIR filter:

$$y[n] = (x[n-2] + 2*x[n-1] + x[n])/4$$
abbreviated as (1, 2, 1). This lowpass filter has relatively little droop at DC and relatively good rejection near Nyquist. Cascaded with itself, these properties are amplified, since it has a \cos^2 shaped transfer function. The cascaded version could be used in QAM timing recovery, which operates on 20M points/sec. With gaddhalf8 (or gaddhalfre8), the (1, 2, 1) filter takes 4 instructions (plus edge costs) for 16 samples, or 0.25 cycles/point. The alternative with expanding and such takes 10, or 0.625 cycles/point.

Interestingly, applying the (1, 2, 1) filter to a signal shuffled with 0's creates a 2x linear interpolating upsampler, so speeding it up appears to have broad utility. This trick can be cascaded for 4x, 8x, and so on.

It seems clear that various other comb filters can be handled in fewer instructions with g.add.half primitives, and even if we eventually have a single cycle multiplier, these inherently double the throughput by not widening the result.

In summary, there seem to be a number of important, inner loop computations for which these instructions speed things significantly, sometimes by more than a factor of 2, and at least the non-rounding versions appear to be easy to implement.

- Curtis

From: lisar (Lisa Robinson)
Sent: Monday, February 13, 1995 6:06 PM
To: 'mws'; 'woody'
Cc: 'dickson'; 'billz'; 'tbr'; 'jeffm'
Subject: sysproto

Well sysproto1 ran okay it just took a little longer to run.

Sysproto2 however looks like it may have taken a machine check.
The trace file is on rhodan /s3

/s3/euterpe/verilog/bsrc/res/13295.2997/results/sysproto2_1.dpo

I'll run it in verilog.

Lisa R.

From: Gregg Kellogg [gregg@hts.microunity.com]
Sent: Monday, February 13, 1995 6:54 PM
To: 'mediacom-software'
Subject: onchip memory accounting

Here's some accounting of on-chip memory usage by object file:

```
7496 = 2840 Text + 1008 Data + 3648 BSS ukernel/dev/video-out.o
5380 = 3812 Text + 1568 Data + 0 BSS ukernel/dev/cable-in.o
5372 = 5308 Text + 64 Data + 0 BSS lib/dlws/terp/terp_display.o
4860 = 2100 Text + 248 Data + 2512 BSS ukernel/dev/mpeg2-in.o
2888 = 880 Text + 136 Data + 1872 BSS ukernel/dev/ir-cmds-in.o
2784 = 0 Text + 2784 Data + 0 BSS ukernel/kern/oc_kstack.o
2516 = 636 Text + 72 Data + 1808 BSS ukernel/dev/ir-in.o
2420 = 1924 Text + 128 Data + 368 BSS ukernel/dev/audio-out.o
2080 = 584 Text + 72 Data + 1424 BSS ukernel/dev/ir-out.o
1720 = 1080 Text + 640 Data + 0 BSS ukernel/kern/cxt_switch.o
1688 = 1280 Text + 408 Data + 0 BSS ukernel/sched/edf.o
1120 = 1032 Text + 88 Data + 0 BSS ukernel/kern/thread.o
1048 = 976 Text + 40 Data + 32 BSS lib/fec/rs_proc_blk_k.o
940 = 860 Text + 56 Data + 24 BSS ukernel/kern/clock.o
768 = 0 Text + 768 Data + 0 BSS ukernel/dev/oc_space.o
760 = 0 Text + 0 Data + 760 BSS lib/dlws/terp/init.o
644 = 484 Text + 120 Data + 40 BSS ukernel/kern/sched.o
452 = 60 Text + 24 Data + 368 BSS ukernel/dev/tv-in.o
420 = 284 Text + 72 Data + 64 BSS ukernel/dev/dev-host.o
256 = 0 Text + 256 Data + 0 BSS lib/fec/log_tbl_k.o
256 = 0 Text + 256 Data + 0 BSS lib/fec/inverse_tbl_k.o
256 = 0 Text + 256 Data + 0 BSS lib/fec/expon_tbl_k.o
216 = 0 Text + 216 Data + 0 BSS ukernel/kern/oc_space.o
208 = 72 Text + 24 Data + 112 BSS ukernel/kern/device.o
108 = 100 Text + 8 Data + 0 BSS lib/dlws/terp/dl.o
68 = 52 Text + 16 Data + 0 BSS lib/fec/rs_syndrome_k.o
48 = 0 Text + 48 Data + 0 BSS lib/fec/extra_vec_k.o
17 = 0 Text + 17 Data + 0 BSS lib/fec/genpoly_k.o
16 = 0 Text + 0 Data + 16 BSS ukernel/kern/task.o
46805 = 24364 Text + 9393 Data + 13048 BSS Total
```

--

Gregg Kellogg
MicroUnity Systems Engineering, Inc.
255 Caspian Drive, Sunnyvale, Ca 94089-1015 gregg@microunity.com

From: lisar (Lisa Robinson)
Sent: Monday, February 13, 1995 9:13 PM
To: 'mws'
Subject: Re: sysproto

/n/rhodan/s3/euterpe/verilog/bsrc/res/13295.2997/results/sysproto2_1.dpo

Lisa R.

.

From: lisar (Lisa Robinson)
Sent: Monday, February 13, 1995 9:36 PM
To: 'sysadm'
Cc: 'mws'
Subject: Re: sysproto

I'm not sure. Maybe it is just not visible from the machine you are using. I know we have had problems with this partition not being visible, infact at one point I had thought that it wasn't being exported.

Lisa R.

----- Begin Included Message -----

>From mws Mon Feb 13 19:34:07 1995
Return-Path: <mws>
Received: from clytemnestra.microunity.com by gaea.microunity.com (4.1/muse1.3)
id AA23086; Mon, 13 Feb 95 19:34:04 PST
Received: from localhost by clytemnestra.microunity.com (8.6.4/muse-sw.3)
id TAA20166; Mon, 13 Feb 1995 19:33:51 -0800
From: mws (Mark Semmelmeier)
Message-Id: <199502140333.TAA20166@clytemnestra.microunity.com>
Subject: Re: sysproto
To: lisar@MicroUnity.com (Lisa Robinson)
Date: Mon, 13 Feb 95 19:33:48 PST
In-Reply-To: <199502140313.TAA13136@nosferatu.microunity.com>; from "Lisa Robinson" at Feb 13, 95 7:13 pm
X-Mailer: ELM [version 2.3 PL11]
Content-Length: 410
X-Lines: 12
Status: RO

>
> /n/rhodan/s3/euterpe/verilog/bsrc/res/13295.2997/results/sysproto2_1.dpo
>
> Lisa R.
>

Hmmm. The res directory is a soft link:
mws clytemnestra(7):/n/rhodan/s3/euterpe> ls -l !\$
ls -l verilog/bsrc/res
lrwxrwxrwx 1 lisar 7 Jan 26 16:42 verilog/bsrc/res -> /s2/res
not visible unless I am logged onto rhodan. I wonder if this is one
of those file system weirdnesses or expected.

----- End Included Message -----

From: dickson (Richard Dickson)
Sent: Monday, February 13, 1995 11:00 PM
To: 'geert'; 'hopper'; 'tbr'
Subject: gards flow

you'all,

this has happened in the past to me and i'm not understanding this.

gards dir

```
-rw-rw-rw- 1 dickson      357 Feb 13 20:41 gards/mc-iter.mug.rcf.2
-rw-rw-rw- 1 dickson 14850088 Feb 13 20:46 gards/mc-iter.dff
-rw-r--r-- 1 dickson      15 Feb 13 20:46 gards/garout.cfg
-rw-r--r-- 1 dickson 615231 Feb 13 20:46 gards/mc-iter.garout.lis
-rw-r--r-- 1 dickson 703628 Feb 13 20:47 gards/mc-iter.netcap
-rw-r--r-- 1 dickson 16372 Feb 13 20:47 gards/mc-iter.vrf
-rw-r--r-- 1 dickson      31 Feb 13 20:47 gards/invoke.com
-rw-r--r-- 1 dickson 3657797 Feb 13 20:47 gards/mc-iter.gil
-rw-r--r-- 1 dickson 1406 Feb 13 20:47 gards/maskout.lis
-rw-r--r-- 1 dickson 40 Feb 13 20:47 gards/maskout.cfg
-rw-r--r-- 1 dickson 1712960 Feb 13 20:48 gards/mc-iter.ly
-rw-r--r-- 1 dickson 9588 Feb 13 20:49 gards/mc-iter.obs
-rw-r--r-- 1 dickson 900394 Feb 13 20:51 gards/mc-final.stat
-rw-r--r-- 1 dickson 11941 Feb 13 20:51 gards/mc-final.topt.log
-rw-r--r-- 1 dickson 92381 Feb 13 20:51 gards/mc-iter.pim
-rw-r--r-- 1 dickson 4198 Feb 13 20:52 gards/mc-pass3.pim.map
-rw-r--r-- 1 dickson 3708 Feb 13 20:52 gards/mc-pass3.pim.pdl.tmp
-rw-r--r-- 1 dickson 136920 Feb 13 20:52 gards/mc-pass3.pim.c2l
-rw-r--r-- 1 dickson 115873 Feb 13 20:52 gards/mc-pass3.pim.xrf.tmp
-rw-r--r-- 1 dickson 1955 Feb 13 20:52 gards/mc-pass3.pim.warn
-rw-r--r-- 1 dickson 143732 Feb 13 20:52 gards/mc-pass3.pim.pif
-rw-r--r-- 1 dickson 444 Feb 13 20:52 gards/mc-pass3.pim.pif.warn
```

mc dir

```
-rw-r--r-- 1 dickson 2087 Feb 13 18:30 mc_xlud.v
-rw-r--r-- 1 dickson 72881 Feb 13 18:30 mc_xluc.v
-rw-r--r-- 1 dickson 6539 Feb 13 18:30 mc.v
-rw-r--r-- 1 dickson 7165 Feb 13 18:30 mcalu64.v
-rw-r--r-- 1 dickson 10275 Feb 13 18:30 mcaddbyt.v
-rw-r--r-- 1 dickson 3000 Feb 13 18:30 mccla.v
-rw-r--r-- 1 dickson 1005 Feb 13 18:30 mcadf32.v
-rw-r--r-- 1 dickson 2537 Feb 13 18:30 mcacc8.v
-rw-r--r-- 1 dickson 73 Feb 13 18:30 vfiles
-rw-r--r-- 1 dickson 35971 Feb 13 20:00 mc-base.short.nets
-rw-r--r-- 1 dickson 92381 Feb 13 20:23 mc-base.pim
-rw-r--r-- 1 dickson 22126 Feb 13 20:23 mc-base.xrf
-rw-r--r-- 1 dickson 231392 Feb 13 20:23 mc-base.power.tab.local
-rw-r--r-- 1 dickson 9588 Feb 13 20:50 mc-base.obs
-rw-r--r-- 1 dickson 703628 Feb 13 20:50 mc-base.netcap
-rw-r--r-- 1 dickson 149002 Feb 13 20:50 mc-base.strength
-rw-r--r-- 1 dickson 116712 Feb 13 20:51 mc-base.ordered.all.nets
-rw-r--r-- 1 dickson 35971 Feb 13 20:51 mc-base.ordered.short.nets
-rw-r--r-- 1 dickson 558007 Feb 13 20:54 aaa
```

what happened before 20:52 that caused this job to do this route ???

the log file is dickson/euterpe/verilog/bsrc/mc/aaa

maybe this is why my jobs are failing. i bet the makefiles recipes dont survive this backtraking. the job is still running but i bet it fails ...

dickson

From: tbr
Sent: Monday, February 13, 1995 11:06 PM
To: 'dickson'; 'mws'
Subject: forwarded message from Curtis Abbott
Follow Up Flag: Follow up
Flag Status: Red

Some background on the average instruction . . .

----- Start of forwarded message -----

Status: RO

X-VM-v5-Data: ([nil nil nil nil nil nil nil nil nil])

["7343" "Mon" "13" "February" "95" "14:34:27" "-0800" "Curtis Abbott" "abbott@tallis" nil "145" "averaging instructions" "^From:" nil nil "2"])

Return-Path: <abbott@tallis>

Received: from tallis (tallis.microunity.com) by gaea.microunity.com (4.1/muse1.3)
id AA04060; Mon, 13 Feb 95 14:34:09 PST

Received: by tallis (931110.SGI.ANONFTP/920502.SGI)

for tbr@gaea.microunity.com id AA09688; Mon, 13 Feb 95 14:34:27 -0800

Message-Id: <9502132234.AA09688@tallis>

From: abbott@tallis (Curtis Abbott)

To: tbr@tallis, craig@tallis, qua@tallis

Subject: averaging instructions

Date: Mon, 13 Feb 95 14:34:27 -0800

Recently, our ongoing work has convinced me that we've missed something fairly important in the implemented Euterpe instruction set. There is a small family of group instructions related to averaging that I think we should add at the first opportunity. I suggest 4 instructions, which I'll call g.add.half.N, g.sub.half.N, g.add.half.re.N, and g.sub.half.re.N, for N=8,16,32,64. (Though only N=8,16 are critical.)

The reason to bring this up now is that I've only recently become convinced about this, and have become concerned about when the next window of opportunity might be, given the directive to make Cronus "identical" in uArch to Euterpe. The reason to bring it up "privately" is that I think this is rightly a sensitive subject -- Euterpe is frozen, and needs to be completed. However, if we judge the benefit of adding these to outweigh the cost, I don't want it not to happen because nobody spoke up.

Henry and Craig have both suggested these or similar instructions in the past, but they did not find sufficiently vocal champions at the time.

In particular, Craig suggested (in a microarchitecture meeting on Feb 11, 1994):

g.add3.half.N: $d = (a + b + c) \gg 1$

with one idea being to set c to 1 or 0 for rounding.

Henry's suggestions have occurred in meetings and private communications; I don't have specific notes. He suggests (and I concur)

g.add.half.N: $c = "(a + b) \gg 1"$ over N-bit fields

g.sub.half.N: c = "(b - a) >> 1" over N-bit fields

These would not require new major opcode points. Henry has also pointed out on several occasions that round-to-even is a useful primitive. It works as follows:

#define SUM_ROUND_TO_EVEN(a, b) (a + b + (((a + b) >> 1) & 1))
DIFF_ROUND_TO_EVEN would be similar. (I believe this definition is only correct if you're about to shift out the LSB.) The corresponding instructions would be

g.add.half.re.N: c = "SUM_ROUND_TO_EVEN(a, b) >> 1" over N-bit fields

g.sub.half.re.N: c = "DIFF_ROUND_TO_EVEN(b, a) >> 1" over N-bit fields

The basic intuition about round-to-even is that it "atomically" corrects the statistical bias introduced by using a right shift to divide by powers of 2. The alternative is sometimes adding 1 and sometimes adding 0, so that you're biasing sometimes too high, sometimes too low. This, as well as other tricks, can be made to work, but has two disadvantages: (1) much harder to think about and program correctly; (2) is typically sensitive to pattern noise, i.e., since the rounding is done differently on different data, certain input patterns will come out wrong.

One way to think about $(a+b)>>1$ is as follows. The group add and sub operations that we have don't allow for full precision operands without overflow. E.g. an 8-bit add or sub generates 9 bits of result; our current instructions take the low order 8 of these; the suggested new instructions would take the high order 8 of them. The basic reason this is good is that it allows us to use full precision fields (e.g. 8-bit fields) without expansion in many cases.

The points that need to be addressed are:

1. do these instructions require a significant number of existing terp instructions to emulate?
2. what would be the difficulty of adding (some or all of) these instructions to the design we have?
3. how would we use these instructions, and what kind of savings could we expect?

As to emulation with existing instructions: g.add.half.N or g.sub.half.N require 8 instructions to emulate; the round-to-even versions require 14. It is relatively rare that we would actually emulate these instructions given their costs, though I have done it. More commonly, we would expand once and work in the expanded space, making the real cost less than a factor of 8 greater.

As to design difficulty: it looks like the g.{add,sub}.half.N would require relatively little change to the ES unit since the bits are already being computed. The round-to-even versions would require in addition that bit 1 of the output be added to bit 0 of the sum; this introduces an opportunity for another carry propagate, so it is clearly more complex. I'm not competent to say more.

As to uses of these instructions, they would include summations in video coding calculations, comb filtering for decimation and interpolation in high rate signal processing, intermediate combining stages in fft's and so on. More specifically...

In the MPEG-2 decode macroblock reconstruction, gaddhalfre8 would remove at least 160 (of about 640) instructions from the inner loop in the uni-directional case, and similarly for the bi-directional case. This is a potential 25% speedup, much, but not all, of which could be

obtained with gaddhalf8 as well. The overall speedup would be less relative to the fully burdened loop, and our memory system may be the real bottleneck at the moment, but...

In the video encoding areas, the potential customers with whom we have interacted have been interested in mean squared error over square blocks of various sizes. g.sub.half.N is applicable to this computation, since otherwise the difference isn't computable without overflow. For example, in computing mean squared error between two 8x8 blocks of already loaded bytes, using a gsubhalf8 instruction leads to a 50% cycle count savings, from 52 to 26 cycles.

(I note in passing that we have recently developed an approach to searching for minimum mean squared error across a range of blocks that uses fft's instead of direct computations and is still more efficient. However, it probably does not replace all uses of summation over 2-d blocks.)

The situation is similar for the absolute value norm (sum of absolute value of differences), which is used at least in some hardware in the literature. For a 16x16 block of already loaded bytes, using gaddhalf8 (or better still, gaddhalfre8) in the summation stages takes the computation from 128 to 80 cycles. (I note in passing that a gabsdiff8 instruction would reduce it by a further 48 cycles.)

In the filtering area, Henry likes the following FIR filter:

$$y[n] = (x[n-2] + 2*x[n-1] + x[n])/4$$
abbreviated as (1, 2, 1). This lowpass filter has relatively little droop at DC and relatively good rejection near Nyquist. Cascaded with itself, these properties are amplified, since it has a \cos^2 shaped transfer function. The cascaded version could be used in QAM timing recovery, which operates on 20M points/sec. With gaddhalf8 (or gaddhalfre8), the (1, 2, 1) filter takes 4 instructions (plus edge costs) for 16 samples, or 0.25 cycles/point. The alternative with expanding and such takes 10, or 0.625 cycles/point.

Interestingly, applying the (1, 2, 1) filter to a signal shuffled with 0's creates a 2x linear interpolating upsampler, so speeding it up appears to have broad utility. This trick can be cascaded for 4x, 8x, and so on.

It seems clear that various other comb filters can be handled in fewer instructions with g.add.half primitives, and even if we eventually have a single cycle multiplier, these inherently double the throughput by not widening the result.

In summary, there seem to be a number of important, inner loop computations for which these instructions speed things significantly, sometimes by more than a factor of 2, and at least the non-rounding versions appear to be easy to implement.

- - Curtis

----- End of forwarded message -----

From: tbr (Tim B. Robinson)
Sent: Monday, February 13, 1995 11:06 PM
To: 'dickson'; 'mws'
Subject: forwarded message from Curtis Abbott

Some background on the average instruction . . .

----- Start of forwarded message -----

Status: RO

X-VM-v5-Data: ([nil nil nil nil nil nil nil nil nil]

["7343" "Mon" "13" "February" "95" "14:34:27" "-0800" "Curtis Abbott" "abbott@tallis"
" nil "145" "averaging instructions" "^From:" nil nil "2"])

Return-Path: <abbott@tallis>

Received: from tallis (tallis.microunity.com) by gaea.microunity.com
(4.1/musel.3)

id AA04060; Mon, 13 Feb 95 14:34:09 PST

Received: by tallis (931110.SGI.ANONFTP/920502.SGI)

for tbr@gaea.microunity.com id AA09688; Mon, 13 Feb 95 14:34:27 -0800

Message-Id: <9502132234.AA09688@tallis>

From: abbott@tallis (Curtis Abbott)

To: tbr@tallis, craig@tallis, qua@tallis

Subject: averaging instructions

Date: Mon, 13 Feb 95 14:34:27 -0800

Recently, our ongoing work has convinced me that we've missed something fairly important in the implemented Euterpe instruction set.

There is a small family of group instructions related to averaging that I think we should add at the first opportunity. I suggest 4 instructions, which I'll call g.add.half.N, g.sub.half.N, g.add.half.re.N, and g.sub.half.re.N, for N=8,16,32,64. (Though only N=8,16 are critical.)

The reason to bring this up now is that I've only recently become convinced about this, and have become concerned about when the next window of opportunity might be, given the directive to make Cronus "identical" in uArch to Euterpe. The reason to bring it up "privately" is that I think this is rightly a sensitive subject -- Euterpe is frozen, and needs to be completed. However, if we judge the benefit of adding these to outweigh the cost, I don't want it not to happen because nobody spoke up.

Henry and Craig have both suggested these or similar instructions in the past, but they did not find sufficiently vocal champions at the time.

In particular, Craig suggested (in a microarchitecture meeting on Feb 11, 1994):

g.add3.half.N: d = (a + b + c) >> 1

with one idea being to set c to 1 or 0 for rounding.

Henry's suggestions have occurred in meetings and private communications; I don't have specific notes. He suggests (and I concur)

g.add.half.N: c = "(a + b) >> 1" over N-bit fields

g.sub.half.N: c = "(b - a) >> 1" over N-bit fields

These would not require new major opcode points. Henry has also pointed out on several occasions that round-to-even is a useful primitive. It works as follows:

#define SUM_ROUND_TO_EVEN(a, b) (a + b + (((a + b) >> 1) & 1)) DIFF_ROUND_TO_EVEN would be similar. (I believe this definition is only correct if you're about to shift out the LSB.) The corresponding instructions would be

g.add.half.re.N: c = "SUM_ROUND_TO_EVEN(a, b) >> 1" over N-bit fields

g.sub.half.re.N: c = "DIFF_ROUND_TO_EVEN(b, a) >> 1" over N-bit fields

The basic intuition about round-to-even is that it "atomically" corrects the statistical bias introduced by using a right shift to divide by powers of 2. The alternative is sometimes adding 1 and sometimes adding 0, so that you're biasing sometimes too high, sometimes too low. This, as well as other tricks, can be made to

work, but has two disadvantages: (1) much harder to think about and program correctly; (2) is typically sensitive to pattern noise, i.e., since the rounding is done differently on different data, certain input patterns will come out wrong.

One way to think about $(a+b) \gg 1$ is as follows. The group add and sub operations that we have don't allow for full precision operands without overflow. E.g. an 8-bit add or sub generates 9 bits of result; our current instructions take the low order 8 of these; the suggested new instructions would take the high order 8 of them. The basic reason this is good is that it allows us to use full precision fields (e.g. 8-bit fields) without expansion in many cases.

The points that need to be addressed are:

1. do these instructions require a significant number of existing terp instructions to emulate?
2. what would be the difficulty of adding (some or all of) these instructions to the design we have?
3. how would we use these instructions, and what kind of savings could we expect?

As to emulation with existing instructions: `g.add.half.N` or `g.sub.half.N` require 8 instructions to emulate; the round-to-even versions require 14. It is relatively rare that we would actually emulate these instructions given their costs, though I have done it.

More commonly, we would expand once and work in the expanded space, making the real cost less than a factor of 8 greater.

As to design difficulty: it looks like the `g.{add,sub}.half.N` would require relatively little change to the ES unit since the bits are already being computed. The round-to-even versions would require in addition that bit 1 of the output be added to bit 0 of the sum; this introduces an opportunity for another carry propagate, so it is clearly more complex. I'm not competent to say more.

As to uses of these instructions, they would include summations in video coding calculations, comb filtering for decimation and interpolation in high rate signal processing, intermediate combining stages in fft's and so on. More specifically...

In the MPEG-2 decode macroblock reconstruction, `gaddhalfre8` would remove at least 160 (of about 640) instructions from the inner loop in the uni-directional case, and similarly for the bi-directional case.

This is a potential 25% speedup, much, but not all, of which could be obtained with `gaddhalf8` as well. The overall speedup would be less relative to the fully burdened loop, and our memory system may be the real bottleneck at the moment, but...

In the video encoding areas, the potential customers with whom we have interacted have been interested in mean squared error over square blocks of various sizes. `g.sub.half.N` is applicable to this computation, since otherwise the difference isn't computable without overflow. For example, in computing mean squared error between two 8x8 blocks of already loaded bytes, using a `gsubhalf8` instruction leads to a 50% cycle count savings, from 52 to 26 cycles.

(I note in passing that we have recently developed an approach to searching for minimum mean squared error across a range of blocks that uses fft's instead of direct computations and is still more efficient.

However, it probably does not replace all uses of summation over 2-d blocks.)

The situation is similar for the absolute value norm (sum of absolute value of differences), which is used at least in some hardware in the literature. For a 16x16 block of already loaded bytes, using `gaddhalf8` (or better still, `gaddhalfre8`) in the summation stages takes the computation from 128 to 80 cycles. (I note in passing that a `gabsdiff8` instruction would reduce it by a further 48 cycles.)

In the filtering area, Henry likes the following FIR filter:

$$y[n] = (x[n-2] + 2*x[n-1] + x[n])/4$$

abbreviated as (1, 2, 1). This lowpass filter has relatively little droop at DC and relatively good rejection near Nyquist. Cascaded with itself, these properties are amplified, since it has a \cos^2 shaped transfer function. The cascaded version could be

used in QAM timing recovery, which operates on 20M points/sec. With gaddhalf8 (or gaddhalfre8), the (1, 2, 1) filter takes 4 instructions (plus edge costs) for 16 samples, or 0.25 cycles/point. The alternative with expanding and such takes 10, or 0.625 cycles/point.

Interestingly, applying the (1, 2, 1) filter to a signal shuffled with 0's creates a 2x linear interpolating upsampler, so speeding it up appears to have broad utility. This trick can be cascaded for 4x, 8x, and so on.

It seems clear that various other comb filters can be handled in fewer instructions with g.add.half primitives, and even if we eventually have a single cycle multiplier, these inherently double the throughput by not widening the result.

In summary, there seem to be a number of important, inner loop computations for which these instructions speed things significantly, sometimes by more than a factor of 2, and at least the non-rounding versions appear to be easy to implement.

- - Curtis

----- End of forwarded message -----

From: geert (Geert Rosseel)
Sent: Monday, February 13, 1995 11:28 PM
To: 'geert@tomato.microunity.com'; 'hopper'
Cc: 'dickson'; 'tbr'; 'wampler'
Subject: Re: Not so good top-level experiment ..

> You find no messages of the sort:
> PIN PROTECTORS WILL BE ENFORCED UNTIL ENTIRE NET IS ROUTED

Well actually .. I do .. There is one message like this at the beginning of my routing strategy (/n/ghidra/s3/geert/euterpe/verilog/bsrc/route.out
)

However, when I look at the result in reedit, it doesn't seem to have worked

Don't I have to run gasavepins somehow before I route and if so, where does that happen ?

Geert

From: hopper (Mark Hofmann)
Sent: Tuesday, February 14, 1995 12:23 AM
To: 'Tom Laidig (tau)'
Cc: 'hopper@MicroUnity.com'; 'dickson (Richard Dickson)'; 'tbr (Tim B. Robinson)'; 'Geert Rosseel'; 'vant'; 'tau'
Subject: Re: gards flow

Tom Laidig (tau) writes:

|I don't think I understand it either.
|It looks like the iter stage is reached, timing fails (exit code 1) and
|then the make goes back to pass3 and then onto iter a second time. I'm
|not sure what it will do this time (aaa is still growing). I thought that
|it should not go back to pass3, but stay in iter. So I'm confused, too.
|Tom or Dave care to have a look at ~dickson/euterpe/verilog/bsrc/mc/aaa?

Duh. I understand this Makefile about as much as I understand
neurobiology, but the above description doesn't seem to jibe with what I
see. It looks to me as if it goes pass2, pass3, pass2, iter, iter...

[snip]

Okay. I may have got something caught in the bifocals (as solo used to say)
However, is that the behavior we expect? I thought we should see:
pass1 pass2 pass3 iter*n

-hopper

From: tom (Tom Laidig (tau))
Sent: Tuesday, February 14, 1995 8:19 AM
To: 'Mark Hofmann'
Cc: 'dickson (Richard Dickson)'; 'tbr (Tim B. Robinson)'; 'geert (Geert Rosseel)'; 'vant'; 'tau'
Subject: Re: gards flow

Mark Hofmann writes:

Richard Dickson writes:

you'all,

this has happened in the past to me and i'm not understanding this.

[snip]

what happened before 20:52 that caused this job to do this route ???

the log file is dickson/euterpe/verilog/bsrc/mc/aaa

maybe this is why my jobs are failing. i bet the makefiles recipes dont survive this backtraking. the job is still running but i bet it fails ...

I don't think I understand it either.

It looks like the iter stage is reached, timing fails (exit code 1) and then the make goes back to pass3 and then onto iter a second time. I'm not sure what it will do this time (aaa is still growing). I thought that it should not go back to pass3, but stay in iter. So I'm confused, too. Tom or Dave care to have a look at ~dickson/euterpe/verilog/bsrc/mc/aaa?

Duh. I understand this Makefile about as much as I understand neurobiology, but the above description doesn't seem to jibe with what I see. It looks to me as if it goes pass2, pass3, pass2, iter, iter...

```
grep '###GAROUT' ~dickson/euterpe/verilog/bsrc/mc/aaa
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-pass2 -listing mc-pass2.garout.lis.phase1 -
protectpins 2 -strategy mc-pass2.mug.rcf.1 -congval mc-pass2.mug.cvp.1
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-pass2 -listing mc-pass2.garout.lis.phase2 -
protectpins 2 -strategy mc-pass2.mug.rcf.2 -congval mc-pass2.mug.cvp.2
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-pass2 -listing mc-pass2.garout.lis.phase1 -
protectpins 2 -strategy mc-pass2.mug.rcf.1 -congval mc-pass2.mug.cvp.1
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-pass2 -listing mc-pass2.garout.lis.phase2 -
protectpins 2 -strategy mc-pass2.mug.rcf.2 -congval mc-pass2.mug.cvp.2
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-pass3 -listing mc-pass3.garout.lis.phase1 -
protectpins 2 -strategy mc-pass3.mug.rcf.1 -congval mc-pass3.mug.cvp.1
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-pass3 -listing mc-pass3.garout.lis.phase2 -
protectpins 2 -strategy mc-pass3.mug.rcf.2 -congval mc-pass3.mug.cvp.2
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-pass2 -listing mc-pass2.garout.lis.phase1 -
protectpins 2 -strategy mc-pass2.mug.rcf.1 -congval mc-pass2.mug.cvp.1
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-pass2 -listing mc-pass2.garout.lis.phase2 -
protectpins 2 -strategy mc-pass2.mug.rcf.2 -congval mc-pass2.mug.cvp.2
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-iter -listing mc-iter.garout.lis.phase1 -
protectpins 2 -strategy mc-iter.mug.rcf.1 -congval mc-iter.mug.cvp.1
```

```
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-iter -listing mc-iter.garout.lis.phase2 -
protectpins 2 -strategy mc-iter.mug.rcf.2 -congval mc-iter.mug.cvp.2
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-iter -listing mc-iter.garout.lis.phase1 -
protectpins 2 -strategy mc-iter.mug.rcf.1 -congval mc-iter.mug.cvp.1
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-iter -listing mc-iter.garout.lis.phase2 -
protectpins 2 -strategy mc-iter.mug.rcf.2 -congval mc-iter.mug.cvp.2
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-iter -listing mc-iter.garout.lis.phase1 -
protectpins 2 -strategy mc-iter.mug.rcf.1 -congval mc-iter.mug.cvp.1
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-iter -listing mc-iter.garout.lis.phase2 -
protectpins 2 -strategy mc-iter.mug.rcf.2 -congval mc-iter.mug.cvp.2
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-iter -listing mc-iter.garout.lis.phase1 -
protectpins 2 -strategy mc-iter.mug.rcf.1 -congval mc-iter.mug.cvp.1
###GAROUT### /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke garout mc-iter -listing mc-iter.garout.lis.phase2 -
protectpins 2 -strategy mc-iter.mug.rcf.2 -congval mc-iter.mug.cvp.2
```

--

'\

.

From: vanthof (vant)
Sent: Tuesday, February 14, 1995 8:43 AM
To: 'Mark Hofmann'
Cc: 'dickson (Richard Dickson)'; 'tbr (Tim B. Robinson)'; 'geert (Geert Rosseel)'; 'Dave Van't Hof'; 'Thomas Laidig'
Subject: Re: gards flow

Mark Hofmann writes:

>
>Tom Laidig (tau) writes:
> |I don't think I understand it either.
> |It looks like the iter stage is reached, timing fails (exit code 1) and
> |then the make goe sback to pass3 and then onto iter a second time. I'm
> |not sure what it will do this time (aaa is still growing). I thought that
> |it should not go back to pass3, but stay in iter. So I'm confused, too.
> |Tom or Dave care to have a look at ~dickson/euterpe/verilog/bsrc/mc/aaa?
>
> Duh. I understand this Makefile about as much as I understand
> neurobiology, but the above description doesn't seem to jibe with what I
> see. It looks to me as if it goes pass2, pass3, pass2, iter, iter...
>
> [snip]
>
>Okay. I may have got someting caught in the bifocals (as solo used to say)
>However, is that the behavior we expect? I thought we should see:
> pass1 pass2 pass3 iter*n
>
>-hopper
>

I understand the makefiles even less than Tom does, but Yes, I thought the procedure was as you describe.

Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h>
Don't blame me, I didn't vote for him!

.

From: tbr
Sent: Tuesday, February 14, 1995 9:16 AM
To: 'hopper (Mark Hofmann)'
Subject: Re: gards flow
Follow Up Flag: Follow up
Flag Status: Red

Mark Hofmann wrote (on Tue Feb 14):

Tom Laidig (tau) writes:

[I don't think I understand it either.

[It looks like the iter stage is reached, timing fails (exit code 1) and then the make goes back to pass3 and then onto iter a second time. I'm not sure what it will do this time (aaa is still growing). I thought that it should not go back to pass3, but stay in iter. So I'm confused, too.
[Tom or Dave care to have a look at ~dickson/euterpe/verilog/bsrc/mc/aaa?

Duh. I understand this Makefile about as much as I understand neurobiology, but the above description doesn't seem to jibe with what I see. It looks to me as if it goes pass2, pass3, pass2, iter, iter...

[snip]

Okay. I may have got something caught in the bifocals (as solo used to say) However, is that the behavior we expect? I thought we should see:
pass1 pass2 pass3 iter*n

That's what it should do, unless something changes in the mean time which causes it to think something is out of date again. However, that usually results in a pretty complete reset, not just back to pass 2. For it not to have gone back to pass 1, it must have been something associated with the routing step. The difference between pass2 and pass1 is that pass1 only does a placement and manhattan estimate.

So, is there anything associated with the routing step (eg rcf files etc) that could have changed then. I doubt it given rich is using the snapshot proteus.

Tim

From: wampler (Kurt Wampler)
Sent: Tuesday, February 14, 1995 10:22 AM
To: 'geert'; 'geert@tomato.microunity.com'; 'hopper'
Cc: 'dickson'; 'tbr'
Subject: Re: Not so good top-level experiment ..

Hopper queries:

> You find no messages of the sort:
> PIN PROTECTORS WILL BE ENFORCED UNTIL ENTIRE NET IS ROUTED

Geert replies:

@ Well actually .. I do .. There is one message like this at the beginning @of my routing strategy (/n/ghidra/s3/geert/euterpe/verilog/bsrc/route.out) @ However, when I look at the result in redit, it doesn't seem to have worked @ @ Don't I have to run gasavepins somehow before I route and if so, @where does that happen ?

Pin protectors are only generated for nets with more than 1 pin. The function of gasavepins is to generate pin protectors for 1-pin nets, to prohibit routing from crossing these target locations when routing a sub-block stand-alone. It should not be necessary to run gasavepins for the top-level route, since there shouldn't be any one-pin nets that we care about protecting at the full-chip level.

Remember also that the pin protection logic in the current GAROUT is somewhat limited. It only protects 1 layer above the target (instead of all layers above and below the target; a fix we've been begging for for a couple of years now). So you will see M2 targets covered with unrelated M4 all over the place.

If there is a group of nets that you want "harder" pin protectors on, the GEARS program "gaprotarg" will generate actual physical metal stubs over the targets of a user-specified list of nets (and can then strip out any spurious metal left over after routing is complete).

Early tests applying "gaprotarg" on all the nets in a design did not show an overall improvement in routing completion, but the program may be useful if applied sparingly to some of these selected problem areas.

- Kurt

.

From: brianl (Brian Lee)
Sent: Tuesday, February 14, 1995 10:47 AM
To: 'Tim B. Robinson'
Cc: 'bpw (B. P. Wong)'; 'vanthof (Dave Van't Hof)'; 'agc (Alan Corry)'
Subject: Re: Timing model

Tim B. Robinson writes:

|
|We will need an accurate timing model for topt for iobytem, the
|version of iobyte in mnemosync. Unlike the euterpe version, this one
|is designed to be clocked with the same clock as the regular sofa and
|we'll want topt to be able to do a good job on the main interfaces.
|Can you get this data together please?

bpw and I released what should be a complete set of topt numbers for iobytem
yesterday. Please let me know if there are any problems.

--

Brian L.

.

From: ken (Ken Hsieh)
Sent: Tuesday, February 14, 1995 11:54 AM
To: 'Lisa Robinson'
Cc: 'sysadm'; 'mws (Mark Semmelmeier)'
Subject: Re: sysproto

>
> I'm not sure. Maybe it is just not visible from the machine you
> are using. I know we have had problems with this partition not being
> visible, infact at one point I had thought that it wasn't being
> exported.
>
> Lisa R.
>
>
>
> ----- Begin Included Message -----
>
> >From mws Mon Feb 13 19:34:07 1995
> >Return-Path: <mws>
> >Received: from clytemnestra.microunity.com by gaea.microunity.com (4.1/muse1.3)
> > id AA23086; Mon, 13 Feb 95 19:34:04 PST
> >Received: from localhost by clytemnestra.microunity.com (8.6.4/muse-sw.3)
> > id TAA20166; Mon, 13 Feb 1995 19:33:51 -0800
> >From: mws (Mark Semmelmeier)
> >Message-Id: <199502140333.TAA20166@clytemnestra.microunity.com>
> >Subject: Re: sysproto
> >To: lisar@MicroUnity.com (Lisa Robinson)
> >Date: Mon, 13 Feb 95 19:33:48 PST
> >In-Reply-To: <199502140313.TAA13136@nosferatu.microunity.com>; from "Lisa Robinson" at Feb 13, 95 7:13 pm
> >X-Mailer: ELM [version 2.3 PL11]
> >Content-Length: 410
> >X-Lines: 12
> >Status: RO
>
>
>
> > /n/rhodan/s3/euterpe/verilog/bsrc/res/13295.2997/results/sysproto2_1.dpo
>
>
> > Lisa R.
>
>
>
> Hmmm. The res directory is a soft link:
> mws clytemnestra(7):/n/rhodan/s3/euterpe> ls -l !\$
> ls -l verilog/bsrc/res
> lrwxrwxrwx 1 lisar 7 Jan 26 16:42 verilog/bsrc/res -> /s2/res

I have changed the pointer to

lrwxrwxrwx 1 lisar 16 Feb 14 09:50 res -> /n/rhodan/s2/res

So, you will be able to access it from any place.

Ken

> not visible unless I am logged onto rhodan. I wonder if this is one
> of those file system weirdnesses or expected.

>

>

> ----- End Included Message -----

>

>

.

From: tbr
Sent: Tuesday, February 14, 1995 12:24 PM
To: 'brianl (Brian Lee)'
Cc: 'agc (Alan Corry)'; 'bpw (B. P. Wong)'; 'vanthof (Dave Van't Hof)'
Subject: Re: Timing model
Follow Up Flag: Follow up
Flag Status: Red

Brian Lee wrote (on Tue Feb 14):

Tim B. Robinson writes:

| We will need an accurate timing model for topt for iobytem, the
| version of iobyte in mnemosyne. Unlike the euterpe version, this one
| is designed to be clocked with the same clock as the regular sofa and
| we'll want topt to be able to do a good job on the main interfaces.
| Can you get this data together please?

bpw and I released what should be a complete set of topt numbers for iobytem
yesterday. Please let me know if there are any problems.

Thanks.

Tim

From: vanthof (vant)
Sent: Tuesday, February 14, 1995 4:51 PM
To: 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'vo (Tom Vo)'; 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'
Cc: 'vanthof (Dave Van't Hof)'; 'tom (Thomas Laidig)'
Subject: a euterpe vss/vdd short found

Finally, a short was found. Tom and I tracked down the elusive short.

Turns out the mobieclium_noxistors cell is not symmetrical. This is okay when two (one normal, one flipped) are placed next to each other, however, when those two overlap, a vdd/vss short is formed. Just such an overlap occurred at (76680, 190820). A column of mobieclium_noxistors was flipped and overlapped with a non-flipped column. I've centered the opening, checked it in, and started a releasebom for that cell.

I'm going to start up two shorts checks; metals only and all layers. I want the metals shorts check to complete before I disappear for a while.

Thanks,
Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: noel (Noel Verbiest)
Sent: Tuesday, February 14, 1995 6:52 PM
To: 'graham'; 'wayne'
Cc: 'dane'; 'tbr'
Subject: Re: Hold-up time

> From wayne Mon Feb 13 10:51:02 1995
> Date: Mon, 13 Feb 1995 10:51:00 -0800
> From: wayne (Wayne Freitas)
> To: graham
> Subject: Re: Hold-up time
> Cc: dane, tbr, noel
> Content-Length: 2447
>
>>
>> I made a mistake in the arithmetic when we discussed
>> hold-up time of the PSU in my office.
>>
>> 470uF with 1 amp drawn and a droop of 30V results in
>> about 15 milliseconds. If the spec is 32mS, the capacitance
>> is not adequate.
>>
>> I suspect that Noel calculated this earlier using a more
>> optimistic droop, >30 volts.
>>
>> Graham.
>>
>
> Graham, this is what I have.
>
> The spec says that we must run on a AC Voltage of 120VAC +/-
> 20% at a frequency of 57 to 63Hz.
>
>
> Using the following equation you get a DC voltage out
> of the AC-DC board of:
>
> $Vo_{avg} = [(\sqrt{2} * V_{in}) * 2] - V_f$
> V_o = Output Voltage
> V_{in} = Input Voltage (AC)
> V_f = Internal Voltage drop (~ 5volts)
>
> ---Average---
> $V_{in} = 120VAC$
> $Vo_{avg} = (\sqrt{2} * 120) * 2 - 5 = 334.4Volts\ DC.$
>
> ---Worst Case---
> $V_{in} = 96VAC$
> $Vo_{avg} = (\sqrt{2} * 96) * 2 - 5 = 266.5Volts\ DC.$
>
> The below equation comes from a power supply manufacturer for
> calculating minimum capacitance value for hold-up time.
>
> $Co(eff) = 2 * P_{in} * T_h$

```

> -----
> [(Vo - Vp-p)^2 - (Vdo)^2]
>
> Co(eff) = Total effective capacitance value
> Pin = Total system input power requirements
> Vo = DC output rectified unregulated voltage
> Vp-p = Ripple voltage
> Vdo = Dropout voltage of DC module
> Th = Output hold time
>
> If I assume Euterpe uses 28A @ 3.3V, and Calliope uses 17A
> at 3.3V you get 45A @ 3.3V. I don't have all the numbers so
> I won't add anything on for the SDRAM's or FlashROM, etc.
> In addition we have a 3A rating for the +5 and a total of 3A
> rated for the +12 (reg & unreg). The RO spec's 240V minimum
> (Vdo). I've seen the spec on two different vendors for ripple
> voltage around 25V, but I'll be aggressive and use 40V. So if
> we use the above equation I get the following:
>
> Example 1 Pin = 45A @ 3.3V, 1A @ 5.0V and 1A @12V =165.5W
> using a 73% efficiency rating for the DC
> DC Module requires 227W.
>
> Example 2 Pin = 45A @ 3.3V, 3A @ 5.0V and 3A @12V =200W
> using the same efficiency rating would
> then require 274W. This is close to worst
> case condition.
>
> 2 * 227 * .032      14.528
> ----- = ----- = 500uF
> (334.4 - 40)^2 - (240)^2    86,671 - 57,600
>
>
> 2 * 274 * .032      17.536
> ----- = ----- = 24,280uF
> (266.5 - 25)^2 - (240)^2    58,322 - 57,600
>
>
>

```

If I remember correctly, the 470 microfd was a compromise that would give us a 16 mS hold-up time at +/- 10% line voltage variation and that would fit in a housing of acceptable size.

I don't have my notes here but seem to remember that we went that direction when it became obvious that the Hestia boxes would become "technology demonstrators" rather than low-cost high volume consumer products. (middle of last year ?).

Noel @ home. 238 6003

From: paulb (Paul Berry)
Sent: Tuesday, February 14, 1995 7:13 PM
To: 'tbr'
Cc: 'dbuffer'; 'lisar'; 'pandora'
Subject: Pandora Notes

I released an update to the Pandora notes files.

They are visible in /u/chip/pandora/doc/notes.

You can also get there by executing "central" (in a Unix shell) or in Mosaic, from the MicroUnity home page, select "chip home page".

>From either of those starting points, select
MediaComputer : Pandora : MeetingNotes

That gives you the table of contents with hypertext links.
Click any entry to go to it.

A paper copy is in a white binder on my desk (all 164 pages!) (sorry for all that printing, Lisa).

.

From: vanthof (vant)
Sent: Tuesday, February 14, 1995 7:32 PM
To: 'hopper (Mark Hofmann)'; 'geert (Geert Rosseel)'; 'lisar (Lisa Robinson)'; 'Tom Vo'; 'Tim B. Robinson'
Cc: 'vanthof (Dave Van't Hof)'
Subject: drc/lvs(shorts) status

euterpe:

floating poly:
running on tomato. Should be done thursday morning.

drc:
lower; should be clean. edits done today for mnemo cells may have affected these layers, but cache drc will catch them.

upper; should be clean. Only errors left are notches from router and via twinning.

lvs(shorts):
running on medsua, metals only. Hopefully clean. Should be done tomorrow sometime, maybe early thursday. If clean, lvs runs can start.

mnemo:

drc:
lower; pretty dirty. The mb block was not clean and after many edits today is still not clean. I've fixed many errors only to create different errors. Professional help will be needed.

upper; only thing left that I know of is the pll... When it's ready another fullchip can be started. This is supposed to be ready tomorrow morning.

lvs(shorts):
none run yet.

mb block:

drc:
lower; most of mnemo's errors were here. I've fixed many only to introduce more. The fix is straight forward, but device size changes are in order and I want BP and stick to look at it before that happens. The drc results will be done by morning.

cache block:

drc:
lower; should be done by morning. Only run to verify my edits to cache cell used in mb block did not mess up anything in cache.

I've locked down and released all cells modified today. Another GETBOM can be done at anytime. The GETBOM is not holding me up, but may be useful for future baseplate makes and routes.

More later,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering, Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h>
Don't blame me, I didn't vote for him!

From: vicki [vicki@charybdis]
Sent: Tuesday, February 14, 1995 7:40 PM
To: 'Geert Rossee'
Subject: Call Lieve at home

euterpe:

floating poly:
running on tomato. Should be done thursday morning.

drc:
lower; should be clean. edits done today for mnemo cells may have
affected these layers, but cache drc will catch them.

upper; should be clean. Only errors left are notches from router
and via twinning.

lvs(shorts):
running on medusa, metals only. Hopefully clean. Should be done
tomorrow sometime, maybe early thursday. If clean, lvs runs can start.

mnemo:

drc:
lower; pretty dirty. The mb block was not clean and after many
edits today is still not clean. I've fixed many errors only to
create different errors. Professional help will be needed.

upper; only thing left that I know of is the pll... When it's
ready another fullchip can be started. This is supposed to be
ready tomorrow morning.

lvs(shorts):
none run yet.

mb block:

drc:
lower; most of mnemo's errors were here. I've fixed many only to
introduce more. The fix is straight forward, but device size
changes are in order and I want BP and stick to look at it
before that happens. The drc results will be done by morning.

cache block:

drc:
lower; should be done by morning. Only run to verify my edits to
cache cell used in mb block did not mess up anything in cache.

I've locked down and released all cells modified today. Another GETBOM can be done at
anytime. The GETBOM is not holding me up, but may be useful for future baseplate makes
and routes.

More later,
Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: tbr (Tim B. Robinson)
Sent: Tuesday, February 14, 1995 8:09 PM
To: 'craig'
Cc: 'dickson'
Subject: Euterpe Cerberus issues

Rich has a couple of issues on the Euterpe Cerberus. Can you find some time tomorrow wwhen we can meet to discuss them?

Tim

.

From: tbr
Sent: Tuesday, February 14, 1995 8:25 PM
To: 'vanthof (vant)'
Cc: 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'; 'Thomas Laidig'; 'Dave Van't Hof'; 'Tom Vo'
Subject: a euterpe vss/vdd short found
Follow Up Flag: Follow up
Flag Status: Red

vant wrote (on Tue Feb 14):

Finally, a short was found. Tom and I tracked down the elusive short. Turns out the mobieclium_noxistors cell is not symetrical. This is okay when two (one normal, one flipped) are placed next to each other, however, when those two overlap, a vdd/vss short is formed. Just such an overlap occured at (76680, 190820). A column of mobieclium_noxistors was flipped and overlapped with a non-flipped column. I've centered the opening, checked it in, and started a releasebom for that cell.

I'm going to start up two shorts checks; metals only and all layers. I want the metals shorts check to complete before I disappear for a while.

I'll pick up another BOM inot the snapshot to get this.

Tim

From: tbr (Tim B. Robinson)
Sent: Tuesday, February 14, 1995 8:25 PM
To: 'vanthof (vant)'
Cc: 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'lisar (Lisa Robinson)'; 'tom (Thomas Laidig)'; 'vanthof (Dave Van't Hof)'; 'vo (Tom Vo)'
Subject: a euterpe vss/vdd short found

vant wrote (on Tue Feb 14):

Finally, a short was found. Tom and I tracked down the elusive short.
Turns out the mobieclium_noxistors cell is not symetrical. This is okay when two (one normal, one flipped) are placed next to each other, however, when those two overlap, a vdd/vss short is formed. Just such an overlap occured at (76680, 190820). A column of mobieclium_noxistors was flipped and overlapped with a non-flipped column. I've centered the opening, checked it in, and started a releasebom for that cell.

I'm going to start up two shorts checks; metals only and all layers. I want the metals shorts check to complete before I disappear for a while.

I'll pick up another BOM inot the snapshot to get this.

Tim

From: hopper (Mark Hofmann)
Sent: Wednesday, February 15, 1995 12:42 AM
To: 'vant'
Cc: 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'vo (Tom Vo)'; 'geert (Geert Rosseel)'; 'vanthof (Dave Van't Hof)'
Subject: Re: short no longer in metals for euterpe

vant writes:

The short in the metal layers is gone from euterpe. I'm now starting up a full layer shorts check which will be done in about 3 days.

Thanks,
Dave

Great work, Dave and Tom!

-thanks,
hopper

From: hopper (Mark Hofmann)
Sent: Wednesday, February 15, 1995 3:08 AM
To: 'vant'
Cc: 'geert (Geert Rosseel)'; 'wampler (Kurt Wampler)'; 'tbr (Tim B. Robinson)'; 'vanthof (Dave Van't Hof)'; 'tom (Thomas Laidig)'
Subject: Re: euterpe plot on hp650

vant writes:

The euterpe plot on the hp650 came out looking really good. I've plotted metals 3, 4, and 5. To generate the data took less time than for the versatec as it only generated a 8.9MB HPGL/2 file instead of a larger raster image file. To plot the data only took 10-15 minutes, basically the time it took to move the head back and forth for the entire plot. Very few pauses.

I like this plotter. NO nasty chemicals, easy maintenance, cuts the paper for you, small, no noise. I can go on...

I have one plotted already, I think I'll go make another copy...

Thanks,
Dave

I second that!

Frank is working on the net interface but I think on the basis of what we have seen I'd like to put in a PR for the HP-GL hyperplot filter (\$2500) and perhaps a parallel cable (\$75?).

-thanks,
hopper

From: vanthof (vant)
Sent: Wednesday, February 15, 1995 8:23 AM
To: 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'; 'vo (Tom Vo)'; 'hopper (Mark Hofmann)'; 'geert (Geert Rosseel)'
Cc: 'vanthof (Dave Van't Hof)'
Subject: short no longer in metals for euterpe

The short in the metal layers is gone from euterpe. I'm now starting up a full layer shorts check which will be done in about 3 days.

Thanks,
Dave

--
Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: lisar (Lisa Robinson)
Sent: Wednesday, February 15, 1995 9:31 AM
To: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Subject: Test status

BOM 229 running on Zycad
BOM 229 running on IKOS

Note dcacheharder2 and 3 ran ok

New business

brmisstest_0 229 - Failed - problem understood
sysproto2 229 - Dump available - problem understood
exl1test2 229 - Trace available rhodan:
/s3/euterpe/verilog/bsrc/res/142954.9258

dcache_func_1 229 - }
dcache_sz_4k_1 229 - } - X all look to be the same
dcache_sz_8k_1 229 - } trace on rhodan:
/s3/euterpe/verilog/bsrc/res/14295.15362
dcache_sz_16k_1 229 - }

gtlbtran_1 229 - X tracing now Note may also be detecting a
hazard accessing cache or tag

barrel_1 229 - running now

hermes_0 229 - X trace on nosferatu 14295.? dumping now
nosferatu:/s2/euterpe/verilog/bsrc
iorupttest_0 229 - X trace on
nosferatu:/s2/euterpe/verilog/bsrc2/res/15295.11881/results/iorupttest.dpo
, dumping now
knobharder 229 - X Looks like write to cerberus register of
0000000000005555 results in 0000000055550000
 as reported by snoopy. The test then goes to X

exlocktest_0 229
exrleasy 229

exl5test 229 - went to bad (expected)
exresgcmpritest1_0 }
exresgexpitest1_0 }
exresgmshritest1_0 }
exresgrotritest1_0 } 229 - all went to bad (expected)
exresgshlittest1_0 }
exresgshritest1_0 }
exresgucmpritest1_0 }
exresguexpitest1_0 }
exresgushritest1_0 }

Old Business - Need to reunit and if necessary redump these

icache_func_1 223 New trace in 6295.18837 on rhodan /s3

watchtest 223 - X - Doesn't seem to be taking a machine
check, trying to get a dump

xlu_field_5_1 223 - X - trace
/n/rhodan/s3/euterpe/verilog/bsrc/res/4295.29774 trying to get a dump

icache_sz_4k_1 223 } traces in 5295.7249 Jeff these are for you!


```

icache_sz_8k_1          223 }
icache_sz_16k_1         223 }

uncruptharder_0         220 - Dump on nosferatu /s2

bgate_U

cerbarbeasy_0           Lisa R to run again as verilog run is well behaved

gtlb_miss_1             223 - X rhodan /s3 8295.13771

Need sync ops:
-----
saaseasy                218 - Dump on nosferatu /s2 - Problem understood
scaseasy                218
saastest_0
scastest_0
nb_slow                 223 - Running a longgggg time trace on rhodan /s3
7295.19105
nb_1
nb_hermes_1
nb_combo_1
dcache_stress_1
dcache_perf_ldst5t_1
icache_stress_1
icache_perf_5t_1
align_at_1

fva_conflict_1
hermes_conflict_1
dcache_conflict_1
atomic_conflict_1

oc-synch_U
synch_1

Have not yet been run:
-----
doubleextest_0
doublemctest_0
cerbstarttest_0 - Need to build a "custom" simulator iorupttest_0
ruptpintest_0   - Need to build a "custom" simulator

dcache_except_1

dcache_perf_ldlt_1
dcache_perf_stlt_1
dcache_perf_ldstlt_1

addr_map_dram

interrupt_1
cache_1
exception_1
bgate_1
barrel_1

interrupt_U
exception_U
bgate_U
mem_U
tlb_U
synch_U
barrel_U
cache_U
gtlb_miss_U

Cannot yet be run:

```

instr_U
instr_1
tlb_1
insn_1
nulltest
unix

XLU tests

xlu_rotate_1_1
xlu_rotate_2_1
xlu_expand_1_1
xlu_compress_1_1
xlu_extract_1_1
xlu_field_1_1
xlu_field_2_1
xlu_field_3_1
xlu_field_4_1
xlu_copyswap_1_1
xlu_copyswap_2_1
xlu_copyswap_3_1
xlu_copyswap_4_1
xlu_shufflemux_1_1
xlu_select_1_1

Not yet implemented:

brcolltest_0
brcrosstest_0
brimmlongtest_0
expriotest_0
canceltest_0
hermtotest_0
cerbtotest_0
hermerrtest_0
eventregtest_0
exintbashtest_0
cerb_registers_0
cerberror_0
testerinit_0
memmap_0
nbbashtest_0
cerbraw_0
cerbarbtests
hcplltests

From: vanthof (vant)
Sent: Wednesday, February 15, 1995 9:38 AM
To: 'geert (Geert Rosseel)'; 'hopper (Mark Hofmann)'; 'wampler (Kurt Wampler)'; 'tbr (Tim B. Robinson)'
Cc: 'vanthof (Dave Van't Hof)'; 'tom (Thomas Laidig)'
Subject: euterpe plot on hp650

The euterpe plot on the hp650 came out looking really good. I've plotted metals 3, 4, and 5. To generate the data took less time than for the versatec as it only generated a 8.9MB HPGL/2 file instead of a larger raster image file. To plot the data only took 10-15 minutes, basically the time it took to move the head back and forth for the entire plot. Very few pauses.

I like this plotter. NO nasty chemicals, easy maintenance, cuts the paper for you, small, no noise. I can go on...

I have one plotted already, I think I'll go make another copy...

Thanks,
Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: bobm (Bob Morgan)
Sent: Wednesday, February 15, 1995 10:09 AM
To: 'Paul Berry'
Cc: 'craig'
Subject: Re: Pandora Notes

The mosaic interface doesn't work yet. I forgot to put a link to the central script in there instead of direct links. I'll do that now, or you can just type in central.
Bob

In article <199502150113.RAA07853@mercury.microunity.com>, you write:
> I released an update to the Pandora notes files.
>
> They are visible in /u/chip/pandora/doc/notes.
>
> You can also get there by executing "central" (in a Unix shell) or in
> Mosaic, from the MicroUnity home page, select "chip home page".
>
> From either of those starting points, select
> MediaComputer : Pandora : MeetingNotes
>
> That gives you the table of contents with hypertext links.
> Click any entry to go to it.
>
> A paper copy is in a white binder on my desk (all 164 pages!) (sorry
> for all that printing, Lisa).

.

From: tbr
Sent: Wednesday, February 15, 1995 11:44 AM
To: 'hopper (Mark Hofmann)'
Subject: Re: euterpe plot on hp650
Follow Up Flag: Follow up
Flag Status: Red

Mark Hofmann wrote (on Wed Feb 15):

I second that!
Frank is working on the net interface but I think on the basis of what we have seen I'd like to put in a PR for the HP-GL hyperplot filter (\$2500) and perhaps a parallel cable (\$75?).

We need to meet briefly with dbulfer, tbe, albers, and fgp, to make sure we can set this up so as not impact what the mechanical/pcb folks need to do

From: bobm (Bob Morgan)
Sent: Wednesday, February 15, 1995 12:13 PM
To: 'euterpe'
Subject: Release 1.7 of microarchitecture

Hi,

I've released version 1.7 of the microarchitecture document. Highlights include:

- clarification of xlu shift information
- corrections to cache/buffer configuration table,
with explanations of the tag area
- changes to cerberus octlet 7

As always, you can print off a copy by typing "make book"
in the euterpe/doc directory, or let me know and I'll print off a bound copy for you.
I'll be out for the rest of the day, but I'll get to all requests first thing in the
morning.

Thanks,
Bob

From: tbr
Sent: Wednesday, February 15, 1995 12:48 PM
To: 'tom'
Subject: snapshot
Follow Up Flag: Follow up
Flag Status: Red

It failed again, but different this time:

```
/n/auspex/s23/euterpe-proteus-cp/tools/bin/sofa-stats -f -e -v /n/auspex/s23/euterpe-proteus-cp/compass/vlsi.boom-all -l  
scsx1 /n/auspex/s23/euterpe-proteus-cp/custom/edif/scsx1.edif\  
    > scsx1.tmp.eclstats  
***** READ Unexpected end-of-file  
(SCRT6_DEFAULT-ERROR-HANDLER ...)  
(listutil_l2636 [inside TOP-LEVEL] ...)  
(ERROR ...)  
(SCRT7_NEXT-CHAR ...)  
(SCRT7_TOKEN ...)  
(SCRT7_DATUM-LIST ...)  
(SCRT7_DATUM-LIST ...)  
(SCRT7_DATUM-LIST ...)  
(SCRT7_DATUM-LIST ...)  
(SCRT7_DATUM-LIST ...)  
(SCRT7_DATUM-LIST ...)  
(SCRT7_DATUM-LIST ...)  
(SCRT7_DATUM-LIST ...)  
(SCRT7_DATUM-LIST ...)  
(SCRT7_DATUM-LIST ...)  
(SCRT7_DATUM-LIST ...)  
(SCRT7_DATUM-LIST ...)  
(SCRT7_DATUM-LIST ...)  
gmake[2]: *** [/n/auspex/s23/euterpe-proteus-cp/custom/stats-tmp/scsx1.eclstats] Error 1
```

.

From: tbr
Sent: Wednesday, February 15, 1995 12:49 PM
To: 'bobm (Bob Morgan)'
Subject: Release 1.7 of microarchitecture
Follow Up Flag: Follow up
Flag Status: Red

Bob Morgan wrote (on Wed Feb 15):

Hi,
I've released version 1.7 of the microarchitecture document. Highlights include:

- clarification of xlu shift information
- corrections to cache/buffer configuration table, with explanations of the tag area
- changes to cerberus octlet 7

As always, you can print off a copy by typing "make book" in the euterpe/doc directory, or let me know and I'll print off a bound copy for you. I'll be out for the rest of the day, but I'll get to all requests first thing in the morning.
Thanks,
Bob

I'll go for the ready made version as usual, please.

Tim

.

From: geert (Geert Rosseel)
Sent: Wednesday, February 15, 1995 12:59 PM
To: 'tbr'; 'tom'
Cc: 'bill'; 'hopper'; 'tau'
Subject: Re: snapshot update failure

> Thanks tom, I restarted it. I think this highlights a problem with us
> not snapshotting the tools at the same time as everything else . . .

Yes, snapshotting the tools would be nice ... In building the top-levelk Euterpe, I've been very isolated from the rest of the world which has been really a great help. The only times I've run into trouble is when tools unexpectedly change.

Geert

.

From: tom (Tom Laidig (tau))
Sent: Wednesday, February 15, 1995 1:20 PM
To: 'Tim B. Robinson'
Cc: 'tau'
Subject: Re: snapshot

Tim B. Robinson writes:

| It failed again, but different this time:

| /n/auspex/s23/euterpe-proteus-cp/tools/bin/sofa-stats -f -e -v /n/auspex/s23/euterpe-proteus-cp/compass/vlsi.bo0-all -l
scsx1 /n/auspex/s23/euterpe-proteus-cp/custom/edif/scsx1.edif \
| > scsx1.tmp.eclstats
| ***** READ Unexpected end-of-file
| [etc]

Oh. This is the partial proteus/custom/edif/scsx1.edif file that
ged2edif generated last time. Perhaps the Makefile rule for running
ged2edif should do the old

```
$(GED2EDIF) -o tmp ...  
mv tmp $@
```

kind of thing.

Anyway, removing it and retrying should get you past this problem spot.

--

_\

From: hopper (Mark Hofmann)
Sent: Wednesday, February 15, 1995 2:22 PM
To: 'Frank Paturzo'
Cc: 'vanthof (Dave Van't Hof)'; 'sysadmin'
Subject: Re: slip line problems?

Frank Paturzo writes:

This sounds very much like kleanthes' problem with hades.

Only eric can answer if we've had any routing changes.

Frank and Eric,

Dave is doing critical tapeout work. In addition he will be working from home a good deal in the coming weeks. Is there something you can try to fix Frank? If not, perhaps I should page Eric.

-thanks,
hopper

From: lisar (Lisa Robinson)
Sent: Wednesday, February 15, 1995 8:28 PM
To: 'woody'; 'mws'
Cc: 'billz'; 'tbr'; 'jeffm'; 'dickson'
Subject: test6_0

It looks like that now a correct value for nticks is being passed into the bramz models, we are seeing some genuine dbuffer hazard cases.

test6_0, a very simple test, seems to be hitting such a case.
The dump file in aphrodite:/s3/euterpe/verilog/bsrc/test6_0.dump does fab (since Jeffs model is a zycad model only the zycad run goes to x).

On the zycad, the model detects a problem at simtick 1335101 now we come out of reset at about 600240 on the zycad and 18480 in verilog so you should see the failure at about simtick 753341 in the verilog dump.

Lisa R.

From: wampler (Kurt Wampler)
Sent: Thursday, February 16, 1995 12:34 AM
To: 'geert'; 'vo'
Subject: Re: Problem with rload

Geert writes:

> I looked at the rload results and it look s like all the XLU wires are
> routed in fat-wires. Before I did the rload, I did the hwc route. I
> need to do that because the hwc route cleans up all the routing before
> it starts. I think something does not get properly reset after the hwc
> route is done.

Vo replies:

> The hwc route step should do nets from these 2 files in order :
>
> analog_euterpe.hwc then
> clockbias.hwc .
>
> clockbias.hwc has just 0.5u for the widths , so after the hwc route
> step , everything should be back to thin wires .

It's probably safest at this point to blow away your ".dff" file and start over again from the PCOMP/GPLACE step, after making sure that you're doing things in the preferred order. I would preload the XLU stuff first, and then run the hwcroute passes.

If hwcroute dies and leaves the default wire width at some fat value, there is a script that you can use to reset the wire width:

```
/u/chip/tools/bin/set_fatwires -design {your_design} -width 0.5
```

- Kurt

.

From: geert (Geert Rosseel)
Sent: Thursday, February 16, 1995 7:59 AM
To: 'billz'; 'dickson'; 'hopper'; 'lisar'; 'mws'; 'tbr'; 'wampler'; 'woody'
Cc: 'vo'
Subject: New datapath route

Hi,

I picked up Rich Dickson's new datapath and the number of unroutes using linesearch only went from 5100 to 3500. We are now at 98.7%, up from 98.07%. I have not looked at the results yet.

I know there are two more areas of congestion : one is wires getting out of cerberus. This may need cerberus placement changes. The other one is gt/sr/at/nb.

If anyone has some time, can you please look at the result. We should meet later today to decide on what to do next.

The result is in /n/ghidra/s3/geert/euterpe/verilog/bsrc/gads/geert_euterpe-iter.dff

(To look at it, you'll have to link to the dff and make a local copy of the vrf file)

Geert

.

From: lisar (Lisa Robinson)
Sent: Thursday, February 16, 1995 8:22 AM
To: 'mws'; 'woody'
Cc: 'billz'; 'dickson'; 'jeffm'; 'tbr'
Subject: BOM230

Good Morning.

Well there are some failures with BOM 230. Dcacheannoying was the first.
I ran the _0 version onchip in verilog and it fabbed so I have
just started it up again off chip.

The likedriverlog traces are in /s3/euterpe/verilog/bsrc/res/15295.27225/results
on rhodan.

Here is the list of failures:

- dcacheannoying_0 (looks like X's) Failed
- icacheharder_0 (looks like X's) Failed
- icachemiss_0 (looks like X's) Failed
- icacheannoying_0 (looks like X's) Failed
- sysproto1_1 Failed

Here is what ran ok:

- test10_0 Ran ok
- load_0 Ran ok
- store_unique_0 Ran ok
- cystoreload_0 Ran ok
- memtest_0 Ran ok
- ibuf_storeeasy_0 Ran ok
- itag_storeeasy_0 Ran ok
- dtag_storeeasy_0 Ran ok
- ltlb_0 Ran ok
- gtlb_0 Ran ok
- gtlbaccess4_0 Ran ok
- gtlbmisseasy_0 Ran ok
- dcacheeasy_0 Ran ok
- dcacheharder_0 Ran ok
- dcachenoalloc_0 Ran ok
- nbuseeasy_0 Ran ok
- nbfulltest_0 Ran ok
- nbhiprio_0 Ran ok
- dram_load_0 Ran ok
- dram_store_unique_0 Ran ok
- dramharder_0 Ran ok
- bdownharder_0 Ran ok
- sysproto2_1 Ran ok
- cerbeasy_0 Ran ok

Lisa R.

.

From: geert (Geert Rosseel)
Sent: Thursday, February 16, 1995 8:31 AM
To: 'wampler'
Cc: 'dickson'; 'tbr'; 'vo'
Subject: Euterpe route

Hi Kurt,

The latest euterpe stil lhas a lot of :

**** GAROUT warning: 41**

Apparent pin/routing obstruction overlap at grid (8353,750).

What do these mean ? Is that a result of routing congestion ? or
can we do something aabout this ?

Geert

From: wampler (Kurt Wampler)
Sent: Thursday, February 16, 1995 10:13 AM
To: 'geert'
Cc: 'dickson'; 'tbr'; 'vo'
Subject: Re: Euterpe route

Geert writes:

> Hi Kurt,
>
> The latest euterpe stil lhas a lot of :
>
> ** GAROUT warning: 41
>
> Apparent pin/routing obstruction overlap at grid (8353,750).
>
> What do these mean ? Is that a result of routing congestion ? or can
> we do something aabout this ?
>
> Geert

There's a pretty low signal to noise ratio with this particular warning message message. GAROUT emits these messages for all clock pins that are hooked to the non-global-sofa clock in the netlist, and also for many of the custom blocks that have M3 or M4 targets floating over a sheet of M2. There might be some real target modelling problems lurking in amidst all of these, but all the ones I've randomly audited are "don't-cares" like the above two cases. I can't right now think of an easy automated way to distinguish between the care & don't-care situations... Ideas, anyone?

- Kurt

.

From: doi (Derek Iverson)
Sent: Thursday, February 16, 1995 10:32 AM
To: 'lisar (Lisa Robinson)'
Cc: 'jeffm'; 'tbr'
Subject: regdepend

Lisa Robinson writes:

>
> I don't seem to be able to create regdepend tests that contain "all" of the
> instructions, I get regdepend_r23069.S:3922: Error: Invalid operands (u < 64 || v < 64) to gcopyswapiswap
>
> even when I put gcopyswapiswap in the exclude file.

Hmmm. If gcopyswapiswap is in the exclude file it should not appear in generated assembly code.

There was a bug in the assembler that was telling us we were using invalid operands erroneously. I am pretty sure lisa checked in a fix for this though.

I looked in /n/nosferatu/s2/euterpe/verify/random at the regdepend file and noticed a gcopyswap11i instruction at line 3922 instead of a gcopyswapiswap. Hmmm. I will have to look at this when I get in.

doi

From: wampler (Kurt Wampler)
Sent: Thursday, February 16, 1995 1:39 PM
To: 'geert'
Subject: early short nets

Hi,

Browsing around in the latest Euterpe gards area, I notice that the early short nets file is empty. In order for the selection of short nets to work properly, the GPLACE placement step needs to be complete. Is it possible that the dependency order in the Makefile is such that the selection operation was run **before** the components were placed? That could account for the empty file.

When I run the net_select program on your current placement, it identifies

119
early short nets.

- Kurt

From: doi (Derek Iverson)
Sent: Thursday, February 16, 1995 5:24 PM
To: 'gmo'; 'sandeep'; 'guarino'; 'wayne'; 'gregg'; 'jeffm'; 'dbulfer'
Cc: 'hestia'
Subject: Software Bringup Meeting Minutes - February 15, 1995

Software Bringup Meeting

February 15, 1995

Next Meeting: February 22 at 10:00 am.

Attendees: guarino, gmo, gregg, sandeep, wayne, doi

New Action Items

-

None. (Just additions to existing action items)

Review of Action Items

Item: Running Real-time Benchmark on Euterpe/Calliope HW Simulator
(combined with previous 'Run real-time test on the HW simulator')

Who: gregg, lisar

Status: In Progress.

02/08 There are problems getting the benchmark to run on the software simulator. Work continues to find out where the problems are. The compilers, simulator, kernel, and benchmark areas are 'frozen' (in terms of checking in new changes) until the problem has been identified.

02/15 It is estimated that by the middle of March we should have cycles available on the IKOS and a IKOS compatible calliope that can be run with the real-time benchmark. Lisar will be the verification resource to help with running this application. The benchmark is working and now the effort is focused on getting it to fit in the real-time and memory budgets.

Item: Specify and Design ISA/Cerberus Card

Who: gmo, lisar, dbulfer

Status: Pending

gmo, lisar, and dbulfer own the problem of specifying the design and assigning resources.

Item: Determine what additional terp features are required
(formally 'Status of Euterpe/Mnemo simulation')

Who: gmo, jeffm

Status: Pending.

02/08 Jeffm figured that in 2 - 3 weeks time there would be a need for terp/mnemo capability to support the verification effort. An issue was raised that this may not be enough time for the

required additions to terp to be made.
02/15 Gmo is to create a list of requested features for terp and then he and jeffm (and others?) are to review the list and determine what will be implemented by terp.

Item: Test interleaved access
Who: guarino
Status: Pending.

02/08 Loretta started to look at this but requires terp support.
Terp changes are on hold until the real-time benchmark is is running again.

Item: Build microkernel tests for IKOS
Who: doi, sandeep, iimura
Status: In progress. Expected completion 2/15

02/08 Create images for boot test, snapshot images for microkernel tests.
02/15 doi is still working on modifying the makefiles to build the _1 and _2 versions of this.
iimura is creating a tool that modifies the ELF headers to have the proper real addresses (not just virtual) and gmo has modified mking to be able to understand the new headers.

Item: DVT boot
Who: doi
Status: In progress.

02/08 First step is to get nano-boot running on the HW simulator.
02/15 Sandeep has completed the boot code and now we need to build a dvt that can be loaded by the DVT boot (i.e. it is loaded into the top 8K of D and I buffer).
Jeffm commented that for most DVTs, they must be loaded at the beginning of D and I buffer and the beginning of ram. We will have to come up with an alternative for loading DVTs.
Sandeep noted that dvts will not be started in event mode which is in contrast to jeffm's mail about the initial state for dvts (but we knew this already).

Item: Unsnap code
Who: sandeep, guarino
Status: Pending.

02/15 The issue of restarting the hardware from an IKOS dump was discussed and the need for an architectural snap/unsnap facility was questioned.
Since the meeting it has been re-discovered (jeffm wasn't there to remind us of an earlier decision) that we are planning on loading architectural state into an IKOS simulation and not from a total IKOS logic dump.
We also determined that when it came time to run some of the larger tests (real-time benchmark) we would need the capability to start an IKOS simulation from an architectural dump anyhow.

Suspended Items

Item: Refine remote debugging environment
Who: sandeep
Status: Suspended

02/08 We have to decide how control (and state) is to be returned
to the debug stub after a test runs.
02/15 Sandeep is not going to have time to start on this for a while.

Item: Create performance test plan

Who: jeffm, guarino

Status: [11/30] No progress as focus is on functionality.

We continue to run tests to help us compare terp vs hardware
performance.

We still need to put together the actual performance tests that
need to be run on the hardware.

Completed Items

Item: IKOS support for "fake calliope"

Who: jeffm

Status: Deleted

02/08 In order to run our realtime benchmark test, we need some way
to get data in and out of the HW simulator at the speed
of a Calliope access. We would also like some way to cause
fake calliope events to be posted at regular intervals.

A number of possibilities were discussed during the meeting:

- o add a fake calliope to the verilog/zycad hermes model.
- o connect to a 'real' calliope on the hw simulator
- o possibly fake out events by having a timer on euterpe
simulating the events that a calliope would generate.

Since the meeting I have talked with Lisa R. about some of these
solutions. It was calculated that the earliest that we would have
IKOS cycles to run such a test would be about the middle of March
and this would be about the time frame that we could have a
calliope running on the IKOS too. This seemed like the best
decision.

02/15 By the time we are able to run this test on the HW simulator
a IKOS-ready calliope will be available. No need for a fake
calliope.

Item: Create a microkernel that doesn't access calliope

Who: sandeep

Status: Done.

02/15 The build target is kernel.nocalliope.

Item: Build scripting/UI capabilities above gdb for regression tests.

Who: doi

Status: Punted.

02/15 This item is deleted because it is no longer useful to track.
When the time comes for us to run tests in a regression
environment we will simply modify 'regress' to do it for us.

Software Simulator Status (left over from the 2/1 Meeting)

Requests for additional terp functionality:

Reset (in test)
X (uninitialized) values
checkpoint/snapshot
Hermes devices at all Hermes addresses
Observe functionality of Cerberus bits (e.g. Hermes
channel enable)
Wrapping spaces (especially DRAM)
"fake calliope" support
holes in the address space, unimplemented Hermes channels
to cause machine checks

.

From: tbr
Sent: Thursday, February 16, 1995 11:43 PM
To: 'dickson (Richard Dickson)'
Cc: 'hopper'; 'ong'
Subject: rf1r1w16wx64b
Follow Up Flag: Follow up
Flag Status: Red

Richard Dickson wrote (on Thu Feb 16):

tim or mark,

do either of you know if the data input bus to the exlax arrays
within nb can be driven full swing/vref instead of differential.
just curious

I don't see why not, but it's a question for warren.

warren, we are trying to reduce routing congestion by converting short
busses from half swing differential to full swing plus vref. Do you
foresee any problem doing this with the inputs to the exlax arrays
in euterpe?

Tim

.

From: tbr
Sent: Friday, February 17, 1995 1:10 AM
To: 'vo'
Cc: 'geert'
Subject: Makefile.tst
Follow Up Flag: Follow up
Flag Status: Red

I checked in a new mnemo/Makefile.tst and a genpim2.pl, which now allows multiple GARDS_SUBDIRS variables along the lines of multiple exclude lists.

If you define

```
vo_GARDS_SUBDIRS_1 = <whatever>  
vo_GARDS_SUBDIRS_2 = <whatever>
```

to correspond to your exclude list, then you should be able to

```
gmake vo_mnemogards
```

and get what you expect, independent of anyone else's settings. The genpim2.pl currently only supports 4 of the blobks, but it should be obvious how to add more, and you do not need to edit it if you exclude some of them because the Makefile passes in the subdirs list.

Let me know if you have a problem.

(geert - in trying to make a euterpe .splvs deck for csyn I ran into the same problem because the BOM updated Makefile.tst to include you big list, so it would be worthwhile importing this same stuff into there ...)

Tim

From: tbr (Tim B. Robinson)
Sent: Friday, February 17, 1995 1:10 AM
To: 'vo'
Cc: 'geert'
Subject: Makefile.tst

I checked in a new mmemo/Makefile.tst and a genpim2.pl, which now allows multiple GARDS_SUBDIRS variables along the lines of multiple exclude lists.

If you define

```
vo_GARDS_SUBDIRS_1 = <whatever>  
vo_GARDS_SUBDIRS_2 = <whatever>
```

to correspond to your exclude list, then you should be able to

```
gmake vo_mnemogards
```

and get what you expect, independent of anyone else's settings.

The genpim2.pl currently only supports 4 of the blobks, but it should be obvious how to add more, and you do not need to edit it if you exclude some of them because the Makefile passes in the subdirs list.

Let me know if you have a problem.

(geert - in trying to make a euterpe .splvs deck for csyn I ran into the same problem because the BOM updated Makefile.tst to include you big list, so it would be worthwhile importing this same stuff into there . . .)

Tim

From: lisar (Lisa Robinson)
Sent: Friday, February 17, 1995 9:05 AM
To: 'jeffm'; 'woody'
Cc: 'billz'; 'dickson'; 'mws'; 'tbr'
Subject: dcacheannoying

The likedriverlog trace for the non-working ikos run is on rhodan
/s3/euterpe/verilog/bsrc/res/16295.21374/results/dcacheannoying_0.dpo

The fabbing dump and log is on nosferatu /s2.

I looked at the failing log and it the test seems to have almost finished.

I created a parallel proteusplib.edif2 in proteus/verilog/zeplib that uses the bramz
models (called bramzzlib.edif2) and checked in a .parm.alt that uses the old bram while we
are trying to understand the bramz's.
I have built a zycad simulator that uses the old models and am running dcacheannoying on
it now.

Lisa R.

.

From: lisar (Lisa Robinson)
Sent: Friday, February 17, 1995 9:16 AM
To: 'doi'; 'jeffm'
Cc: 'billz'; 'dickson'; 'mws'; 'tbr'; 'woody'
Subject: Oh no!

Out of logicsim

Arithmetic exception (core dumped)

Now I'm not using the bramz models this time! The core is

```
lisar@nosferatu /s2/euterpe/verilog/bsrc 495 % ls -ls core
9328 -rw-r--r-- 1 lisar 17867184 Feb 17 07:05 core
```

Lisa R.

From: hopper (Mark Hofmann)
Sent: Friday, February 17, 1995 10:11 AM
To: 'Kurt Wampler'
Cc: 'cadettes'; 'geert (Geert Rosseel)'; 'vo (Tom Vo)'; 'wingard (Drew Wingard)'
Subject: Re: CSM dbu's?

Kurt Wampler writes:

In starting to look at converting the GARDS abstraction utilities to work with the CSM process, I've come across a fair amount of my code which was written with the implicit assumption that incoming Compass data is integer. In casual discussions with several people, I've come to believe that we have quite a bit of code that was written with this assumption and will require rewriting in various ways to handle floating point incoming data.

In some cases, it's not just as simple as converting variables from "int" to "double". A few examples:

- The abgen program uses a bitmap-based compactor to consolidate obstruction data for GARDS. The X- and Y-coordinates of geometry are used to index bitmap arrays. The algorithm only works with integer X- and Y-coordinates.
- We have a number of vlsimm scripts embedded in Makefiles/shell-scripts which may produce erroneous results due to round-off errors; each one will have to be modified to magnify the incoming data sufficiently to integerize it.
- The baseplate generation code uses the M4 preprocessor, which can't handle floating point numbers.

It's beginning to look like we might spend quite a bit of time & effort sifting through all of these fixes before we're through. Perhaps more worrisome is that some of these tools/scripts will break in a hidden fashion, producing erroneous results but not giving us a fatal error status; we could burn extra time tracking down latent round-off problems that don't come to light until very late in the design flow.

I believe we could make this entire class of problem vanish by adopting an integer design unit equal to 0.1 micron. Even though some amount of hand layout has already been generated, I think it would be well worth it to convert it to 0.1-micron integer design units (and not difficult). I would like to propose that we make this change.

Now I'll cower in my cubicle and await flaming darts, overripe fruit, etc.
:-/

Seriously, comments anyone?
- Kurt

hopper writes:

It does seem to me that the introduction of real numbers complicates things a bit. If we can avoid the complication through use of a scale factor of 10, and this allows many of our pre-existing tools to work with little modification then I'd say we should do it.

I probably have a number of awk scripts and so forth the rumble of design data that would need to be taught about reals. I bet there are a bunch of other little scripts that we'll come across which would need tweaking, too.

Dave-

Does introducing a scale factor here mess things up for the technology files or for the mask folks?

-thanks,
hopper

From: hopper (Mark Hofmann)
Sent: Friday, February 17, 1995 10:13 AM
To: 'geert (Geert Rosseel)'
Cc: 'cadettes'
Subject: Euterpe plot done

Hi Geert,

The plot of Euterpe with text and M2 is done and hanging up next to Tom's cube. I only made 1 copy- so you can have that one. If anyone wants a copy they can say:

lpr -Phpplot ~hopper/compass/ho.euterpe

-thanks,
hopper

From: hopper (Mark Hofmann)
Sent: Friday, February 17, 1995 11:27 AM
To: 'geert (Geert Rosseel)'
Subject: dr

Hi geert,

I'm making another run at DR in

~hopper/chip/euterpe/verilog/bsrc/dr/dr.pim

If you're curious you might see how it's going. The logfile will be called

~hopper/chip/euterpe/verilog/bsrc/dr/out

I think the right edge of the section will be at 445.

-thanks,
hopper

From: two (Fred Obermeier)
Sent: Friday, February 17, 1995 1:49 PM
To: 'hardheads'
Cc: 'two'
Subject: Csyn Euterpe BOM 229 errors

Hi,

Some of the csyn errors found in tbr_euterpe-pass1.splvs generated from bsrc BOM 229.0 are listed below. The latest installed version of csyn now reports shorted differential inputs. Several differential input nodes, phi_a/phi_b are still shorted.

I will finish code improvements to the Exclusive Input Swing checks shortly so that the large number of false errors should go away. The new code is order independent and allows atleast one halfswing driver to appear anywhere among other fullswing drivers into halfswing exclusive inputs.

I'm building tbr_euterpe-pass1.splvs based on bsrc BOM 231.0 now.

Fred.

error (OutputShortCheck.1417) in file "tbr_euterpe-pass1.splvs":
net has too many drivers

```
topmost net:
  instance path: top.atcimissvldr12
  cellname path: top.atcimissvldr12
drivers:
  instance path: top.xatucimssvldccr12u0.atcimissvldr12
  cellname path: top.xborff5df8s .q_and0pf
  instance path: top.xatucimssvld2cr12u0.atcimissvldr12
  cellname path: top.xborff5df8s .q_and0pf
```

```
topmost net:
  instance path: top.atcimissvldr12_n
  cellname path: top.atcimissvldr12_n
drivers:
  instance path: top.xatucimssvldccr12u0.atcimissvldr12_n
  cellname path: top.xborff5df8s .q_ad0pf
  instance path: top.xatucimssvld2cr12u0.atcimissvldr12_n
  cellname path: top.xborff5df8s .q_ad0pf
```

error (OutputShortCheck.1465) in file "tbr_euterpe-pass1.splvs":
w/y drivers must have same swing

```
topmost net:
  instance path: top.xgtlb.x2p_1 .tail_vw_9
  cellname path: top.gtlb .tlbxrablk.tail_vw_9
drivers:
  instance path: tlbxrablk.x1p_1 .x37p_1 .x12p_1 .x4p_1
.tail_vw
  cellname path:
tlbxrablk.tlboxr74col.tlboxr2col.tlb2crwlisws0.tlb2crwlisw.tail_vw
... many more tail_vw ...
  instance path: tlbxrablk.x185p_1__1.tail_vw_9
  cellname path: tlbxrablk.gtisrc1 .iout_xvw
```

error (OutputShortCheck.1449) in file "tbr_euterpe-pass1.splvs":
drivers must have same num of collectors

```
topmost net:
  instance path: top.xgtlb.x2p_1 .tail_vw_1
  cellname path: top.gtlb .tlbxrablk.tail_vw_1
drivers:
```



```

instance path:  tlbrxrablk.x2p_1      .tail_vw_1
cellname path:  tlbrxrablk.tlbrvtail0.tail_vwy_1
instance path:  tlbrxrablk.x1p_1      .x1p_1      .x1x1p_1  .x12p_1
.x4p_1      .tail_vw
cellname path:
tlbrxrablk.tlbrx74col.tlbrx8cols0.tlbrx8col.tlbrwliels0.tlbrwliels1.tail_vw
... many more tail_vw ...

... same for tail_vw_2 to 8

```

error (DiffInputSwingCheck.876) in file "tbr_euterpe-pass1.splvs":
Differential inputs are shorted.

```

diff inputs shorted:
master: scsmf1      inst: xxlug_ctrldatag_db_7ag_q_7a_34p4p_1
      node name: phi_b2p2c
      node name: phi_a2p2c
paired drivers
... lots of drivers ...
paired topmost nets
instance path:  top.phi_a2p
instance path:  top.phi_b2p
cellname path:  top.phi_a2p
cellname path:  top.phi_b2p

```

All shorted phi nets:

master:	instance:	nodes:
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_0p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_100p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_101p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_102p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_103p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_104p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_105p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_106p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_107p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_108p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_109p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_110p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_111p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_112p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_113p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_114p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_116p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_117p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_118p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_119p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_11p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_120p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_121p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_122p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_123p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_124p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_125p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_126p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_127p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_12p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_13p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_14p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_15p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_16p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_17p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_18p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_19p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_1p4p_1	phi_b2p2c phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_20p4p_1	phi_b2p2c phi_a2p2c

[illegible]

scsmf1	xxlug_ctrldatag_db_7ag_q_7a_83p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_84p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_85p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_86p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_87p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_88p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_89p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_8p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_90p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_91p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_92p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_93p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_94p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_95p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_96p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_97p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_98p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_99p4p_1	phi_b2p2c	phi_a2p2c
scsmf1	xxlug_ctrldatag_db_7ag_q_7a_9p4p_1	phi_b2p2c	phi_a2p2c
xbffdf4s	xcpifch07u0	phi_b2p1c	phi_a2p1c
xbffdf4s	xcpifch07u0	phi_b2p2c	phi_a2p2c
xbffdf4s	xcpifch11au0	phi_b2p1c	phi_a2p1c
xbffdf4s	xcpifch11au0	phi_b2p2c	phi_a2p2c
xbffdf4s	xcpifch11bu0	phi_b2p1c	phi_a2p1c
xbffdf4s	xcpifch11bu0	phi_b2p2c	phi_a2p2c
xbffdf4s	xcpifnc13u0	phi_b2p1c	phi_a2p1c
xbffdf4s	xcpifnc13u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifch05u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifch05u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifch06u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifch06u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifch08u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifch08u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifch09u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifch09u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifch10u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifch10u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifch11u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifch11u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifch4u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifch4u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifnc10u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifnc10u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifnc11u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifnc11u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifnc12u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifnc12u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifnc14u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifnc14u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifnc15u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifnc15u0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifnc16au0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifnc16au0	phi_b2p2c	phi_a2p2c
xbffdh2s	xcpifnc16u0	phi_b2p1c	phi_a2p1c
xbffdh2s	xcpifnc16u0	phi_b2p2c	phi_a2p2c
xborff2df4s	xcpifch02u0	phi_b2p1c	phi_a2p1c
xborff2df4s	xcpifch02u0	phi_b2p2c	phi_a2p2c
xborff2df4s	xcpifnc08u0	phi_b2p1c	phi_a2p1c
xborff2df4s	xcpifnc08u0	phi_b2p2c	phi_a2p2c

.

From: lisar (Lisa Robinson)
Sent: Friday, February 17, 1995 2:24 PM
To: 'dickson'
Cc: 'woody'; 'billz'; 'tbr'; 'mws'; 'jeffm'
Subject: Yeah!

Summary file is res/17295.17799/summary

Design Name: c_euterpe_wrap
Run Date: 17295
Run ID: 17799

Simulator: c_euterpe_wrap.mif.mm was built on Fri Feb 17 7:38:45 1995

Using BOM: Version BOM,v 231.0 1995/02/16 10:54:44 LT woody

Warning: Local BOM is out of date ...

Log Message:

Run started on host: nosferatu at: Fri Feb 17 07:47:39 PST 1995

watchtest_0 Processing watchtest_0 Ran ok

Found PR 1977 of 17295.17799 filed with gnats so appending res/17295.17799/summary with edit-pr

Entering editpr ...

Found: >Synopsis: c_euterpe_wrap BOM: 231.0 regression run - ./17295.17799

Running the command: /bin/cat /tmp/summary >> /tmp/ep21236

edit-pr: filing regression/1977 back into the database

From: Sandeep Nijhawan [sandeep@dolphin]
Sent: Friday, February 17, 1995 3:46 PM
To: 'Loretta Guarino'
Cc: 'gmo@dolphin'; 'gregg@dolphin'; 'khp@dolphin'
Subject: Re: terp --disk-file

Loretta Guarino wrote:

>
> Please give us some way to specify what name to use, though.
> Otherwise, the regression scripts get all tangled up with one another.
>

Gregg and I had talked earlier as to the best way to do this for init files -

The proposal is to have "virtual" file names which get xlated to a string that can be set by a command line option in the simulator. So e.g. the ukernel would open "/virtual/terp.fs0" instead of terp.fs0 directly and the simulator would translate that to sim_disk_file if sim_disk_file was set using the --disk-file option otherwise translate it simply to terp.fs0.
The init file would be similar.

The terp command option could be something generic like

--xlate-virtual-name terp.fs0:myapp,init:myinit

but we could keep --disk-file around for the time being so reg scripts don't have to be changed right away. The ukernel will probably also first try to open something more appropriate such as "/virtual/app.0" instead of terp.fs0 which was supposed to be a file system.

Comments ?

Sandeep

From: wampler (Kurt Wampler)
Sent: Friday, February 17, 1995 5:41 PM
To: 'cadettes'
Cc: 'geert'; 'vo'; 'wingard'
Subject: CSM dbu's?

In starting to look at converting the GARDS abstraction utilities to work with the CSM process, I've come across a fair amount of my code which was written with the implicit assumption that incoming Compass data is integer. In casual discussions with several people, I've come to believe that we have quite a bit of code that was written with this assumption and will require rewriting in various ways to handle floating point incoming data.

In some cases, it's not just as simple as converting variables from "int" to "double". A few examples:

- The abgen program uses a bitmap-based compactor to consolidate obstruction data for GARDS. The X- and Y-coordinates of geometry are used to index bitmap arrays. The algorithm only works with integer X- and Y-coordinates.
- We have a number of vlsimm scripts embedded in Makefiles/shell-scripts which may produce erroneous results due to round-off errors; each one will have to be modified to magnify the incoming data sufficiently to integerize it.
- The baseplate generation code uses the M4 preprocessor, which can't handle floating point numbers.

It's beginning to look like we might spend quite a bit of time & effort sifting through all of these fixes before we're through. Perhaps more worrisome is that some of these tools/scripts will break in a hidden fashion, producing erroneous results but not giving us a fatal error status; we could burn extra time tracking down latent round-off problems that don't come to light until very late in the design flow.

I believe we could make this entire class of problem vanish by adopting an integer design unit equal to 0.1 micron. Even though some amount of hand layout has already been generated, I think it would be well worth it to convert it to 0.1-micron integer design units (and not difficult). I would like to propose that we make this change.

Now I'll cower in my cubicle and await flaming darts, overripe fruit, etc.
:-/

Seriously, comments anyone?

- Kurt

From: abbott
Sent: Friday, February 17, 1995 6:04 PM
To: 'paulb (Paul Berry)'
Cc: 'gmo'; 'vandyke'
Subject: Engineering Spec

Paul Berry wrote (on Fri Feb 17):

I've released a document that is the first draft for an engineering spec for the Pandora I (plain vanilla workstation with no Calliope).

p 15, Software:

- you say PEXlib, Phigs. I don't know that those have been discussed, or would be particularly useful without a lot of work on our part to make them go fast. I.e., I think we should drop them.
- also for C compiler you say "gcc with MU extns". Our compiler is not a gcc derivative (we do have such a compiler but won't distribute it).
- we'll be distributing non-standard development tools, even on Pandora, such as the simulator, trace analysis tools (maybe just call it "tracetool" as a standin), genperm, and maybe others (TBD). These should probably get a separate section, and manpages.

in the architecture section:

- you say 1 GHz and 2 versions of Euterpe; probably worth mentioning that the CMOS version will operate slower. the current spec published by the design team is 400MHz.
- in cpu.doc, under "Hermes protocol" you say it's a ring with "an initiator & up to 4 targets". this is PCI terminology, which isn't necessarily appropriate; more important, it makes it sound like you can connect 5 devices, which isn't true. it's really a ring with 2 to 4 devices, one of which (Eu) is a master.
- r.e. the CBI, what's with the "Atari game power supply"? I take it you're serious?

in the mechanical section:

- you're a real wizard with diagrams. how do you do that?
- Curtis

.

From: jeffm (Jeff Marr)
Sent: Friday, February 17, 1995 7:07 PM
To: 'euterpe-checkins-dist'; 'lisar'; 'tbr'; 'tom'
Subject: euterpe/verify/toplevel brmisstest.S

Update of /p/cvsroot/euterpe/verify/toplevel
In directory nosferatu:/N/auspex/root/s39/jeffm/chip/euterpe/verify/toplevel

Modified Files:
 brmisstest.S
Log Message:
Fix _V version

.

From: vo (Tom Vo)
Sent: Friday, February 17, 1995 8:24 PM
To: 'euterpe-checkins-dist'; 'lisar'; 'tbr'; 'tom'
Subject: euterpe/verilog/bsrc/ce cerberus.cpf

Update of /p/cvsroot/euterpe/verilog/bsrc/ce
In directory ghidra:/s5/vo/euterpe/verilog/bsrc/ce

Modified Files:
cerberus.cpf

Log Message:
moved cp ecl2cmos converters out of main cerberus region so
there'd be half as many wires through the rhs choke point .

From: wampler (Kurt Wampler)
Sent: Friday, February 17, 1995 10:13 PM
To: 'geert'; 'hopper'; 'tbr'
Subject: Euterpe maze finished

The Euterpe maze route finished around 6:28PM this evening. 99.76% complete with only 619 disconnects!!! (Down from 2,013 disconnects after maze routing of my Feb.2 run.) That's significant progress.

I'm going to see if I can call it up in REDIT here at home and have a look at how the datapath did after maze...

- Kurt

.

From: wampler (Kurt Wampler)
Sent: Friday, February 17, 1995 11:03 PM
To: 'geert'
Cc: 'hopper'; 'tbr'
Subject: netcap file for maze result

Geert -

I've produced a netcap file for the maze-routed result:

`/n/godzilla/s2/wampler/euroute/geert_euterpe-iter.netcap`

I had forgotten to copy the ".xrf" file when I copied the ".dff" file, so I hope I used the right one in producing this report; I used the "old.xrf" of Feb. 15 from your `/n/ghidra/s3/geert/euterpe/verilog/bsrc/gards` directory.

Routing completion in the datapath section looks very good. And in the random control logic areas above the datapath, there are just a couple of busses that stand out; perhaps candidates for early routing. If we can untangle that section just a little more, and solve the Cerberus/right-corridor blockage, we might be able to get down under 100 unroutes the next time around.

The router does appear to have done some horizontal stitching in M2 in the datapath section; I'm curious to see whether any nets surface with unexpectedly high capacitance in that area.

If we get down under 100 unroutes next time, we might consider firing up the batch rip-up router and seeing what it does. The 619 unroutes we have right now are still probably too many for it to handle, particularly since the majority of them will probably be beyond its ability to fix in the current placement.

- Kurt

(BTW - the next time you do a place/route, you might run the PGROUTE step for real so we can run the wire branch length verifier and expose anything we ought to be fixing for PG nets.)

.

From: vo (Tom Vo)
Sent: Saturday, February 18, 1995 12:02 AM
To: 'euterpe-checkins-dist'; 'lisar'; 'tbr'; 'tom'
Subject: euterpe/verilog/bsrc/ce cerberus.cpf

Update of /p/cvsroot/euterpe/verilog/bsrc/ce
In directory ghidra:/s5/vo/euterpe/verilog/bsrc/ce

Modified Files:
cerberus.cpf

Log Message:
move cp converters further apart .

.

From: woody (Jay Tomlinson)
Sent: Saturday, February 18, 1995 1:41 AM
To: 'euterpe-checkins-dist'; 'lisar'; 'tbr'; 'tom'
Subject: euterpe/verilog/bsrc euterpe.V euterpe_wrap.V

Update of /p/cvsroot/euterpe/verilog/bsrc
In directory demeter:/N/auspex/root/s20/woody/chip/euterpe/verilog/bsrc

Modified Files:
euterpe.V euterpe_wrap.V

Log Message:
euterpe.V, cc: Added 'forward progress' logic to CC.
After finishing a fill, CC will not start up processing for another cylinder
until forward progress is detected for the cylinder that got the fill. This
should fix the problem found by brmisstest.

euterpe.V, uu: Added interface to CC to indicate forward progress. This is
currently not accurate enough to work properly for microcoded or step
functions.

euterpe_wrap.V: added cc to default dump. removed ctiod.

brmisstest_0 (from IBUF) run far enough to see that forward progress was being
acheived. Also checked in undertow to see that CC was holding off other cylinders.

.

From: woody (Jay Tomlinson)
Sent: Saturday, February 18, 1995 1:43 AM
To: 'euterpe-checkins-dist'; 'lisar'; 'tbr'; 'tom'
Subject: euterpe/verilog/bsrc/cc cchold.Veqn Makefile cc.V cc.ut ccstart.Veqn cctester.V

Update of /p/cvsroot/euterpe/verilog/bsrc/cc
In directory demeter:/N/auspex/root/s20/woody/chip/euterpe/verilog/bsrc/cc

Modified Files:

Makefile cc.V cc.ut ccstart.Veqn cctester.V

Added Files:

cchold.Veqn

Log Message:

euterpe.V, cc: Added 'forward progress' logic to CC.
After finishing a fill, CC will not start up processing for another cylinder until forward progress is detected for the cylinder that got the fill. This should fix the problem found by brmisstest.

euterpe.V, uu: Added interface to CC to indicate forward progress. This is currently not accurate enough to work properly for microcoded or step functions.

euterpe_wrap.V: added cc to default dump. removed ctiod.

brmisstest_0 (from IBUF) run far enough to see that forward progress was being acheived. Also checked in undertow to see that CC was holding off other cylinders.

From: woody (Jay Tomlinson)
Sent: Saturday, February 18, 1995 1:44 AM
To: 'euterpe-checkins-dist'; 'lisar'; 'tbr'; 'tom'
Subject: euterpe/verilog/bsrc/uu genpim.pl pimlib.pl uu.V

Update of /p/cvsroot/euterpe/verilog/bsrc/uu
In directory demeter:/N/auspex/root/s20/woody/chip/euterpe/verilog/bsrc/uu

Modified Files:
 genpim.pl pimlib.pl uu.V

Log Message:
euterpe.V, cc: Added 'forward progress' logic to CC.
After finishing a fill, CC will not start up processing for another cylinder
until forward progress is detected for the cylinder that got the fill. This
should fix the problem found by brmisstest.

euterpe.V, uu: Added interface to CC to indicate forward progress. This is
currently not accurate enough to work properly for microcoded or step
functions. some placement updates to seed more for the mincut.

euterpe_wrap.V: added cc to default dump. removed ctiod.

brmisstest_0 (from IBUF) run far enough to see that forward progress was being
acheived. Also checked in undertow to see that CC was holding off other cylinders.

.

From: woody (Jay Tomlinson)
Sent: Saturday, February 18, 1995 2:01 AM
To: 'doi'; 'lisar'; 'tbr'; 'tom'; 'chip'
Cc: 'euterpe-checkins-dist'
Subject: Release of BOMs by woody (euterpe)

Checkin Message: -----

euterpe.V, cc: Added 'forward progress' logic to CC.
After finishing a fill, CC will not start up processing for another cylinder until forward progress is detected for the cylinder that got the fill. This should fix the problem found by brmisstest.

euterpe.V, uu: Added interface to CC to indicate forward progress. This is currently not accurate enough to work properly for microcoded or step functions.

euterpe_wrap.V: added cc to default dump. removed ctiod.

brmisstest_0 (from IBUF) run far enough to see that forward progress was being achieved. Also checked in undertow to see that CC was holding off other cylinders.

BOM Update in euterpe BOM 3.409
BOM Update in euterpe/verilog BOM 3.323
BOM Release in euterpe/verilog/bsrc BOM 232.0

.

From: lisar (Lisa Robinson)
Sent: Saturday, February 18, 1995 10:53 AM
To: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Subject: FYI: dcacheannoying

Yesterday at 11.20 I started up dcacheannoying from cold (nocheatreset) to see if I could reproduce the timing seem on the hw accelerators, ie there the test went to X but verilog with cheatreset but out of rom failed with one cylinder hanging.

At 2:10 this morning the test did go to X. The dump and log are in /s2/euterpe/verilog/bsrc on nosferatu.

Lisa R.

From: vanthof (vant)
Sent: Saturday, February 18, 1995 11:42 AM
To: 'Mark Hofmann'
Cc: 'wampler@cyclops.microunity.com'; 'cadettes'; 'geert (Geert Rosseel)'; 'vo (Tom Vo)'; 'wingard (Drew Wingard)'; 'vanthof (Dave Van't Hof)'
Subject: Re: CSM dbu's?

Mark Hofmann writes:

>

History:

When the CSM design rules were handed out, I looked them over and found that CSM wanted their data in .1 micron resolution. In addition the design rule book was written with all numbers in .1 micron increments and to prevent massive numbers of layout errors from having the layout folks multiply by 10 to get the drawing value, I used a .1 micron resolution. And yes, having to multiply by 10 may seem easy, but it will slow things down.

>Kurt Wampler writes:

>In starting to look at converting the GARDS abstraction utilities to
>work
>with

>the CSM process, I've come across a fair amount of my code which was
written

>with the implicit assumption that incoming Compass data is integer. In

>casual discussions with several people, I've come to believe that we

>have

quite

>a bit of code that was written with this assumption and will require
rewriting

>in various ways to handle floating point incoming data.

>

>In some cases, it's not just as simple as converting variables from "int"
to

>"double". A few examples:

>

> - The abgen program uses a bitmap-based compactor to consolidate
obstruction

> data for GARDS. The X- and Y-coordinates of geometry are used to
index

> bitmap arrays. The algorithm only works with integer X- and
Y-coordinates.

Multiply the incoming data by 10 for the CSM technology.

>

> - We have a number of vlsimm scripts embedded in Makefiles/shell-scripts
> which may produce erroneous results due to round-off errors; each one
> will have to be modified to magnify the incoming data sufficiently to
> integerize it.

I've set up the drc environment to automatically change the 'inscale'
value

based on the technology. This should be doable for baseplate generation as well.

>

> - The baseplate generation code uses the M4 preprocessor, which can't
> handle floating point numbers.

I'm really confused. I thought Geert already has some baseplate built.

>

>It's beginning to look like we might spend quite a bit of time & effort
sifting

>through all of these fixes before we're through. Perhaps more

>worrisome
is
>that some of these tools/scripts will break in a hidden fashion,
producing
>erroneous results but not giving us a fatal error status; we could burn
extra
>time tracking down latent round-off problems that don't come to light
until
>very late in the design flow.

I guess I have a concern that we have such limitations built in. When the

CSM process was brought in and I started the technology file and drc flow generation, I did go through a small amount of work to fix my tools, but the tools are much better for it now.

>
>I believe we could make this entire class of problem vanish by adopting
an
>integer design unit equal to 0.1 micron. Even though some amount of
>hand layout has already been generated, I think it would be well worth
>it to convert it to 0.1-micron integer design units (and not
>difficult). I
would
>like to propose that we make this change.
>
>Now I'll cower in my cubicle and await flaming darts, overripe fruit,
etc. :-/
>
>Seriously, comments anyone?
>- Kurt
>
>hopper writes:
>It does seem to me that the introduction of real numbers complicates
things
>a bit. If we can avoid the complication through use of a scale factor
>of 10, and this allows many of our pre-existing tools to work with
>little modification then I'd say we should do it.
>
>I probably have a number of awk scripts and so forth the rumble of
>design data that would need to be taught about reals. I bet there are a
>bunch of other little scripts that we'll come across which would need
>tweaking,
too.
>
>Dave-
> Does introducing a scale factor here mess things up for the technology
files
>or for the mask folks?
>
>-thanks,
> hopper
>

It's doable. Every layout will need to be scaled. the drc flow will need to have every number changed (monotonous, but easy). It's best to do this in a coordinated fashion so as to confuse layout folks as little as possible. Then retraining of the layout folks is needed. Has anyone bothered to consult with any layout people? They are intimately involved here as well and should be involved in the final decision.

The fact the a .1 micron resolution is being used for CSM has not been a secret so I'm confused about what has happened to bring up these concerns. Changing a few tools to be more flexible seems to be a better answer.

Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: vanthof (vant)
Sent: Saturday, February 18, 1995 12:01 PM
To: 'hopper (Mark Hofmann)'; 'tom (Thomas Laidig)'
Cc: 'vanthof (Dave Van't Hof)'; 'geert (Geert Rosseel)'; 'vo (Tom Vo)'; 'lisar (Lisa Robinson)'; 'tbr (Tim B. Robinson)'
Subject: euterpe lvs shorts finished

Hi,

The euterpe lvs shorts test (all layers) is clean. The road is now open for an LVS run. A fullchip run may not be useful until a complete route is available.

The mnemo shorts run filled the disk, sigh. I've moved some files around and restarted it manually on mothra, but I'm afraid it will fail again.

Thanks,

Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.

255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

From: tbr (Tim B. Robinson)
Sent: Saturday, February 18, 1995 2:18 PM
To: 'fwo (Fred Obermeier)'
Cc: 'fwo'; 'hardheads'
Subject: Csyn Euterpe BOM 229 errors

Fred Obermeier wrote (on Fri Feb 17):

Hi,

Some of the csyn errors found in tbr_euterpe-pass1.splvs generated from bsrc BOM 229.0 are listed below. The latest installed version of csyn now reports shorted differential inputs. Several differential input nodes, phi_a/phi_b are still shorted.

As far as I know the phi_a/phi_b short should be fixed as a result of a release to an sc cell in proteus. The snapshot version was last updates Feb 14 at 22:58. If your netlist was compiled after that this problem should go away.

Tim

.

From: tbr
Sent: Saturday, February 18, 1995 3:08 PM
To: 'wampler (Kurt Wampler)'
Cc: 'geert'; 'hopper'
Subject: Euterpe maze finished
Follow Up Flag: Follow up
Flag Status: Red

Kurt Wampler wrote (on Fri Feb 17):

The Euterpe maze route finished around 6:28PM this evening. 99.76% complete with only 619 disconnects!!! (Down from 2,013 disconnects after maze routing of my Feb.2 run.) That's significant progress.

I'm going to see if I can call it up in REDIT here at home and have a look at how the datapath did after maze...

Great stuff!

Tim

From: tbr (Tim B. Robinson)
Sent: Saturday, February 18, 1995 3:08 PM
To: 'wampler (Kurt Wampler)'
Cc: 'geert'; 'hopper'
Subject: Euterpe maze finished

Kurt Wampler wrote (on Fri Feb 17):

The Euterpe maze route finished around 6:28PM this evening. 99.76% complete with only 619 disconnects!!! (Down from 2,013 disconnects after maze routing of my Feb.2 run.) That's significant progress.

I'm going to see if I can call it up in REDIT here at home and have a look at how the datapath did after maze...

Great stuff!

Tim

.

From: tbr
Sent: Saturday, February 18, 1995 3:11 PM
To: 'wampler (Kurt Wampler)'
Cc: 'geert'; 'hopper'
Subject: netcap file for maze result
Follow Up Flag: Follow up
Flag Status: Red

Kurt Wampler wrote (on Fri Feb 17):

Geert -

I've produced a netcap file for the maze-routed result:

`/n/godzilla/s2/wampler/euroute/geert_euterpe-iter.netcap`

I had forgotten to copy the ".xrf" file when I copied the ".dff" file, so I hope I used the right one in producing this report; I used the "old.xrf" of Feb. 15 from your `/n/ghidra/s3/geert/euterpe/verilog/bsrc/gards` directory.

Routing completion in the datapath section looks very good. And in the random control logic areas above the datapath, there are just a couple of busses that stand out; perhaps candidates for early routing. If we can untangle that section just a little more, and solve the Cerberus/right-corridor blockage, we might be able to get down under 100 unroutes the next time around.

I think converting one or two of the short busses in that area to single ended, together with some placement improvements rich is finding should easily be able to get enough here.

The router does appear to have done some horizontal stitching in M2 in the datapath section; I'm curious to see whether any nets surface with unexpectedly high capacitance in that area.

Does that mean the M2 blockages at cell boundaries are not working as expected?

If we get down under 100 unroutes next time, we might consider firing up the batch rip-up router and seeing what it does. The 619 unroutes we have right now are still probably too many for it to handle, particularly since the majority of them will probably be beyond its ability to fix in the current placement.

Before then we need to look how bad the timing is on met's that have gone in with maze. Is there an easy way to get a "percentage over manhattan", say by comparing netcap and nof data?

- Kurt

(BTW - the next time you do a place/route, you might run the PGROUTE step for real so we can run the wire branch length verifier and expose anything we ought to be fixing for PG nets.)

Tim

From: tbr (Tim B. Robinson)
Sent: Saturday, February 18, 1995 3:11 PM
To: 'wampler (Kurt Wampler)'
Cc: 'geert'; 'hopper'
Subject: netcap file for maze result

Kurt Wampler wrote (on Fri Feb 17):

Geert -

I've produced a netcap file for the maze-routed result:

/n/godzilla/s2/wampler/euroute/geert_euterpe-iter.netcap

I had forgotten to copy the ".xrf" file when I copied the ".dff" file, so I hope I used the right one in producing this report; I used the "old.xrf" of Feb. 15 from your /n/ghidra/s3/geert/euterpe/verilog/bsrc/gards directory.

Routing completion in the datapath section looks very good. And in the random control logic areas above the datapath, there are just a couple of busses that stand out; perhaps candidates for early routing. If we can untangle that section just a little more, and solve the Cerberus/right-corridor blockage, we might be able to get down under 100 unroutes the next time around.

I think converting one or two of the short busses in that area to single ended, together with some placement improvements rich is finding should easily be able to get enough here.

The router does appear to have done some horizontal stitching in M2 in the datapath section; I'm curious to see whether any nets surface with unexpectedly high capacitance in that area.

Does that mean the M2 blockages at cell boundaries are not working as expected?

If we get down under 100 unroutes next time, we might consider firing up the batch rip-up router and seeing what it does. The 619 unroutes we have right now are still probably too many for it to handle, particularly since the majority of them will probably be beyond its ability to fix in the current placement.

Before then we need to look how bad the timing is on met's that have gone in with maze. Is there an easy way to get a "percentage over manhattan", say by comparing netcap and nof data?

- Kurt

(BTW - the next time you do a place/route, you might run the PGROUTE step for real so we can run the wire branch length verifier and expose anything we ought to be fixing for PG nets.)

Tim

.

From: geert (Geert Rosseel)
Sent: Saturday, February 18, 1995 3:29 PM
To: 'tbr'; 'wampler'
Cc: 'hopper'
Subject: Re: netcap file for maze result

> Before then we need to look how bad the timing is on met's that have
> gone in with maze. Is there an easy way to get a "percentage over
> manhattan", say by comparing netcap and nof data?

I think that would be a great thing to have ... We have three files :

geert_euterpe-base.netcap : used for initial power settings for
"non-i/o " cells

geert_euterpe-iter.nof : used for initial power settings for
sub-blocks I/O cells

geert_euterpe-iter.netcap : final routing result

I'm not sure how we want to compare the data of these three files,
but just comparing the last two would be a good start.

Geert

.

From: tbr
Sent: Saturday, February 18, 1995 3:32 PM
To: 'geert (Geert Rosseel)'
Cc: 'hopper'; 'wampler'
Subject: Re: netcap file for maze result
Follow Up Flag: Follow up
Flag Status: Red

Geert Rosseel wrote (on Sat Feb 18):

> Before then we need to look how bad the timing is on met's that have
> gone in with maze. Is there an easy way to get a "percentage over
> manhattan", say by comparing netcap and nof data?

I think that would be a great thing to have ... We have three files :

geert_euterpe-base.netcap : used for initial power settings for
"non-i/o " cells

geert_euterpe-iter.nof : used for initial power settings for
sub-blocks I/O cells.

geert_euterpe-iter.netcap : final routing result

I'm not sure how we want to compare the data of these three files,
but just comparing the last two would be a good start.

The most interesting would be comparing the assumption going into the
topt run prior to the route with the final .netcap result. I assume
the input is a combination of the first two files, with netcap data
taking precedence if available.

Tim

From: tbr (Tim B. Robinson)
Sent: Saturday, February 18, 1995 3:32 PM
To: 'geert (Geert Rosseel)'
Cc: 'hopper'; 'wampler'
Subject: Re: netcap file for maze result

Geert Rosseel wrote (on Sat Feb 18):

> Before then we need to look how bad the timing is on met's that have
> gone in with maze. Is there an easy way to get a "percentage over
> manhattan", say by comparing netcap and nof data?

I think that would be a great thing to have ... We have three files :

geert_euterpe-base.netcap : used for initial power settings for
"non-i/o " cells

geert_euterpe-iter.nof : used for inital power settings for
sub-blocks I/O cells

geert_euterpe-iter.netcap : final routing result

I'm anot sure how we want to compare the data of these three files,
but just comparing the last two would be a good start.

The most interseting would be comparing the assumption going into the topt run prior to
the route with the final .netcap result. I assume the input is a combination of the first
two files, with netcap data taking precedence if available.

Tim

From: wampler (Kurt Wampler)
Sent: Saturday, February 18, 1995 3:56 PM
To: 'tbr'
Cc: 'geert'; 'hopper'
Subject: Re: netcap file for maze result

@ wampler writes:

@ -----
@ The router does appear to have done some horizontal stitching in M2 in
@ the datapath section; I'm curious to see whether any nets surface with
@ unexpectedly high capacitance in that area.
@

@tbr queries:

@-----
@Does that mean the M2 blockages at cell boundaries are not working as expected?

The M2 blockages at cell boundaries are definitely working, but I may have seen some instances where M4 was quite dense and M2 was sparse, and the router went on M2 until it found one of these obstructions, found a way over it, and then dropped back down to M2, perhaps doing this several times. I hope that doesn't happen too often.

@Before then we need to look how bad the timing is on met's that have @gone in with maze. Is there an easy way to get a "percentage over @manhattan", say by comparing netcap and nof data?

@Geert replies:

@-----
@ I think that would be a great thing to have ... We have three files :

@ geert_euterpe-base.netcap : used for initial power settings for
@ "non-i/o " cells

@ geert_euterpe-iter.nof : used for initial power settings for
@ sub-blocks I/O cells

@ geert_euterpe-iter.netcap : final routing result

@ I'm not sure how we want to compare the data of these three files, @ but just comparing the last two would be a good start.

@tbr responds:

@-----
@The most interesting would be comparing the assumption going into the @topt run prior to the route with the final .netcap result. I assume @the input is a combination of the first two files, with netcap data @taking precedence if available.


Perhaps one way to collate this analysis would be to examine the ratio between actual capacitance and estimated capacitance, discard any where the ratio is 1.0 or less, and sort in descending order by ratio?

- Kurt


.

From: lisar (Lisa Robinson)
Sent: Saturday, February 18, 1995 5:08 PM
To: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Subject: Where reset goes away ...

This is the timing of reset going away in the h/w simulation
and in verilog is cheatreset is not used:



With cheatreset set it was



I have changed euterpe_wrap to reflect the upper
as a default when cheatreset is true but added a parameter
that can be passed to the simulation SKEWWRTOCERB that
skews the point at which reset goes away by SKEWWRTOCERB sofa clocks.

I re-ran uncrpt2 with the now default timing and now
it too hangs in verilog just as it did on the ikos.
The dump is in /s2/euterpe/verilog/bsrc on
nosferatu.

I'll defer to tbr to and warren to figure out how to
handle this on the tester.

From: lisar (Lisa Robinson)
Sent: Saturday, February 18, 1995 5:19 PM
To: 'warren'
Cc: 'euterpe'
Subject: Euterpe out of reset

Mark

Euterpe comes out of reset at some point with respect to the cerberus clock SC. Depending upon the process, temperature etc that point may vary. Because the sofa clock is about 50 times faster than the cerberus clock this variation may mean that the timing of the first transactions which are either to the rom or cerberus (ie clocked off of SC) could be different.

This difference can result in large changes in the way the cylinders interact.

Lisa R.

.


From: tbr
Sent: Saturday, February 18, 1995 5:21 PM
To: 'warren'
Subject: forwarded message from Lisa Robinson
Follow Up Flag: Follow up
Flag Status: Red

Just in case you got missed on this one.


----- Start of forwarded message -----

Return-Path: <lisar>
Received: from nosferatu.microunity.com by gaea.microunity.com (4.1/muse1.3)
id AA21952; Sat, 18 Feb 95 15:07:35 PST
Received: from localhost by nosferatu.microunity.com (8.6.4/muse-sw.3)
id PAA09406; Sat, 18 Feb 1995 15:07:34 -0800
Message-Id: <199502182307.PAA09406@nosferatu.microunity.com>
From: lisar (Lisa Robinson)
To: billz, dickson, jeffin, mws, tbr, woody
Subject: Where reset goes away ...
Date: Sat, 18 Feb 1995 15:07:34 -0800

This is the timing of reset going away in the h/w simulation
and in verilog is cheatreset is not used:



With cheatreset set it was



I have changed euterpe_wrap to reflect the upper
as a default when cheatreset is true but added a parameter
that can be passed to the simulation SKEWWRTOCERB that
skews the point at which reset goes away by SKEWWRTOCERB sofa clocks.

I re-ran uncrpt2 with the now default timing and now
it too hangs in verilog just as it did on the ikos.
The dump is in /s2/euterpe/verilog/bsrc on

nosferatu.

I'll defer to tbr to and warren to figure out how to handle this on the tester.

----- End of forwarded message -----

From: dickson (Richard Dickson)
Sent: Saturday, February 18, 1995 9:21 PM
To: 'geert'; 'hopper'; 'tbr'
Subject: gplace core dump

you'all

a gards job i was just running core dumped.

```
HOME=/n/rama/s5/dickson/euterpe/tools LM_LICENSE_FILE=/n/rama/s5/dickson/eute
rpe/tools/sl/license/license.dat DISPLAY=demeter:0 SL_TOTAL_DURATION=500 CHIPROO
T=/n/rama/s5/dickson/euterpe /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke gpla
ce sr-pass3 -listing sr-pass3.gplace.lis -cmdin sr-pass3.gplace.nic -colorin sr-
pass3.gplace.mobi234 -inbat 1
```

Requires a minimum license of xgplace1_3 or gards1_3 .

Applicable licenses available at your installation :

gardsconfig_3

Checked out one user token of a gardsconfig_3 license.

Segmentation fault (core dumped)

gmake[2]: *** [gards/sr-pass3.gplace.lis] Error 11

gmake[2]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/sr'

gmake[1]: *** [sr-base.netcap] Error 1

rm sr_event16.esp sr_inc4.esp sr_cla.esp sr_inc4a.esp sr_mchold.esp

gmake[1]: Leaving directory `/N/rama/root/s5/dickson/euterpe/verilog/bsrc/sr'

gmake: *** [srgards] Error 1

page queued

starting paged

any of you had similar problems ?

dickson

.

From: tbr
Sent: Saturday, February 18, 1995 9:23 PM
To: 'dickson (Richard Dickson)'
Cc: 'geert'; 'hopper'
Subject: gplace core dump
Follow Up Flag: Follow up
Flag Status: Red

Rich, we were having a lot of trouble with rama not exporting things properly. A lot of machines could not see /n/tmp and there were other problems. We rebotted it about 10 mins ago. Sorry if it clobbered you, but things were pretty sick, so we decided to do it right away. Let me know if you have any more trouble.

Tim

Richard Dickson wrote (on Sat Feb 18):

you'all

a gards job i was just running core dumped.

```
HOME=/n/rama/s5/dickson/euterpe/tools LM_LICENSE_FILE=/n/rama/s5/dickson/eute
rpe/tools/sl/license/license.dat DISPLAY=demeter:0 SL_TOTAL_DURATION=500 CHIPROO
T=/n/rama/s5/dickson/euterpe /n/rama/s5/dickson/euterpe/tools/sl/bin/invoke gpla
ce sr-pass3 -listing sr-pass3.gplace.lis -cmdin sr-pass3.gplace.nic -colorin sr-
pass3.gplace.mobi234 -inbat 1
```

Requires a minimum license of xgplace1_3 or gards1_3 .

Applicable licenses available at your installation :

gardsconfig_3

Checked out one user token of a gardsconfig_3 license.

Segmentation fault (core dumped)

```
gmake[2]: *** [gards/sr-pass3.gplace.lis] Error 11
```

```
gmake[2]: Leaving directory `N/rama/root/s5/dickson/euterpe/verilog/bsrc/sr'
```

```
gmake[1]: *** [sr-base.netcap] Error 1
```

```
rm sr_event16.esp sr_inc4.esp sr_cla.esp sr_inc4a.esp sr_mchold.esp
```

```
gmake[1]: Leaving directory `N/rama/root/s5/dickson/euterpe/verilog/bsrc/sr'
```

```
gmake: *** [srgards] Error 1
```

page queued

starting paged

any of you had similar problems ?

dickson

From: tbr
Sent: Sunday, February 19, 1995 9:59 AM
To: 'dbulfer (David Bulfer)'
Cc: 'pandora'
Subject: The Cerberus bus and the PCI/Hermes/Hestia I/F
Follow Up Flag: Follow up
Flag Status: Red

David Bulfer wrote (on Fri Jan 27):

A couple of wees ago I raised the question about if and how to connect to the Cerberus bus of a PCI/Hermes/Hestia I/F board that can be plugged into any PCI-based computer (Pandora or a PC). While Tim and I discussed it, there has been no closure.

The assumption is that Cerberus should be available in a development environment for download and debug. Even in the special case of Pandora where we could route the main processors Cerberus bus, there are no available pins on the PCI connector. In the general case of a PC, the signals do not exist. The only likely scenario is to use the PCI bus I/F in Mnemo.

Mnemo would have PCI slave registers for command/address and data. Presumably, any PCI master could download program data or interrogate status of a the Hestia development unit.

Comments?

I think this is still on the open list. Craig has been doing some thinking about this in the context of Pandora at least, and observed that a minor feature we had not fully implemented in Euterpe would go a long way to help here. We have been trying to get this feature completed since it is only requires a change in the Cerberus CMOS area which should have no impact on the rest of Euterpe. (However, at this point it's not completed.)

The idea is that if the Cerberus address of the Euterpe is 0, then any read to a Cerberus address bigger than 64 (octlet address), would actually read the ROM at the corresponding address. If the Cerberus address is non-zero, then this feature is disabled. It is already the case that Euterpe uses the Cerberus address to control whether the initial code fetch is from the ROM space or from Cerberus space. Thus, in a system which has two processors, one in Pandora and one in Hestia, we could set the Cerberus address of the Euterpe in Pandora to be 0 and for the one in the Hestia to be non-zero (we have pin on the expansion connector to force that). Then, the Pandora would act as normal, booting directly from its ROM, whereas the processor in Hestia would boot from Cerberus, which in turn would fetch code from the Pandora ROM.

By looking at the PC, it's easy for the code to tell which case we have (there is no direct way to interrogate the Cerberus address), so the ROM could be programmed to take a branch in the case that the code

is being accessed via Cerberus from the remote processor. This in turn allows a separate image to be programmed into the Pandora flash ROM, as an experimental boot for the Hestia. Now, the ROM is bigger than the Cerberus address space of a single Cerberus device, so only a portion of the ROM is actually accessible in this way, but probably far more than we actually need for a boot.

So, the net effect of this is that we only need a single Cerberus in the combined system, and we need no code initially programmed into the flash ROM on Hestia.

Now, let's go back to the case you actually raise, of a PC based system with a Mnemosyne PCI<->Hermes interface card. We have the Mnemosyne on that card attached to the Cerberus of the Hestia, but we do not have any control of the Cerberus from the PC side. While we could implement a full blown Cerberus master in Mnemosyne and wire it off in the case it is a memory controller, I'm concerned about doing that because the chip is getting full, and our schedule assumes we have plenty of free space and so an easy place and route job. In addition to the master function, in order to get the same ROM emulation we would have in the Pandora system above we would need to add either a ROM interface (for which we have no pins), some on chip memory (probably RAM) which could be downloaded from the PCI bus, or an interface into the PCI master interface so we could actually fetch code rom somewhere else in the PCI address space (eg from the buffer memory in the Mnemosyne itself). All of these seem to add a lot of complexity.

However, for other reasons we have already decided we need (though have not yet scheduled the implementation of) an ISA Cerberus interface. If we had such a card, then clearly we could just add that to the PC system in question and we have everything we need. Such a card would (presumably) be using an FPGA type component to implement the interface and would likely have plenty of pins to directly add a flash ROM, which could be mapped to appear exactly the same way as the Pandora ROM would to the remote Hestia system.

Tim

From: tbr (Tim B. Robinson)
Sent: Sunday, February 19, 1995 9:59 AM
To: 'dbulfer (David Bulfer)'
Cc: 'pandora'
Subject: The Cerberus bus and the PCI/Hermes/Hestia I/F

David Bulfer wrote (on Fri Jan 27):

A couple of wees ago I raised the question about if and how to connect to the Cerberus bus of a PCI/Hermes/Hestia I/F board that can be plugged into any PCI-based computer (Pandora or a PC). While Tim and I discussed it, there has been no closure.

The assumption is that Cerberus should be available in a development environment for download and debug. Even in the special case of Pandora where we could route the main processors Cerberus bus, there are no available pins on the PCI connector. In the general case of a PC, the signals do not exist. The only likely scenario is to use the PCI bus I/F in Mnemo.

Mnemo would have PCI slave registers for command/address and data. Presumably, any PCI master could download program data or interrogate status of a the Hestia development unit.

Comments?

I think this is still on the open list. Craig has been doing some thinking about this in the context of Pandora at least, and observed that a minor feature we had not fully implemented in Euterpe would go a long way to help here. We have been trying to get this feature completed since it is only requires a change in the Cerberus CMOS area which should have no impact on the rest of Euterpe. (However, at this point it's not completed.)

The idea is that if the Cerberus address of the Euterpe is 0, then any read to a Cerberus address bigger than 64 (octlet address), would actually read the ROM at the corresponding address. If the Cerberus address is non-zero, then this feature is disabled. It is already the case that Euterpe uses the Cerberus address to control whether the initial code fetch is from the ROM space or from Cerberus space. Thus, in a system which has two processors, one in Pandora and one in Hestia, we could set the Cerberus address of the Euterpe in Pandora to be 0 and for the one in the Hestia to be non-zero (we have pin on the expansion connector to force that). Then, the Pandora would act as normal, booting directly from its ROM, whereas the processor in Hestia would boot from Cerberus, which in turn would fetch code from the Pandora ROM.

By looking at the PC, it's easy for the code to tell which case we have (there is no direct way to interrogate the Cerberus address), so the ROM could be programmed to take a branch in the case that the code is being accessed via Cerberus from the remote processor. This in turn allows a separate image to be programmed into the Pandora flash ROM, as an experimental boot for the Hestia. Now, the ROM is bigger than the Cerberus address space of a single Cerberus device, so only a portion of the ROM is actually accessible in this way, but probably far more than we actually need for a boot.

So, the net effect of this is that we only need a single Cerberus in the combined system, and we need no code initially programmed into the flash ROM on Hestia.

Now, let's go back to the case you actually raise, of a PC based system with a Mnemosyne PCI<->Hermes interface card. We have the Mnemosyne on that card attached to the Cerberus of the Hestia, but we do not have any control of the Cerberus from the PC side. While we could implement a full blown Cerberus master in Mnemosyne and wire it off in the case it is a memory controller, I'm concerned about doing that because the chip is getting full, and our schedule assumes we have plenty of free space and so an easy place and route job. In addition to the master function, in order to get the same ROM emulation we would have in the Pandora system above we would need to add either a ROM interface (for which we have no

pins), some on chip memory (probably RAM) which could be downloaded from the PCI bus, or an interface into the PCI master interface so we could actually fetch code rom somewhere else in the PCI address space (eg from the buffer memory in the Mnemosyne itself). All of these seem to add a lot of complexity.

However, for other reasons we have already decided we need (though have not yet scheduled the implementation of) an ISA Cerberus interface. If we had such a card, then clearly we could just add that to the PC system in question and we have everything we need. Such a card would (presumably) be using an FPGA type component to implement the interface and would likely have plenty of pins to directly add a flash ROM, which could be mapped to appear exactly the same way as the Pandora ROM would to the remote Hestia system.

Tim

From: tbr
Sent: Sunday, February 19, 1995 11:02 AM
To: 'abbott'
Cc: 'dickson'; 'mws'; 'craig'
Subject: average instructions
Follow Up Flag: Follow up
Flag Status: Red

We (craig, rich, mark, myself) have done some thinking on these, but the result is I still hold the position we should not be trying to get them into this implementation of Euterpe.

We looked at a few possible approaches, but each has trouble without significant changes to what we have now.

First, I'm assuming that since the goal is to save issue slots, implementations that take multiple slots are not worth considering. As to latency, I don't think you had expressed hard requirements there, so we looked at what we could do if we assumed all the stages of the main pipe would be available if needed. Roughly, these correspond to add, XLU (ie shift), and add respectively (assuming we are only using the final CLA in the multiplier section). At first sight this looks like just what we need to do the basic add, shift right, then a final add to propagate the rounding increment if needed.

However, there is a major flaw in that the final CLA in stage 3 is only 64 bits wide because for multiplies we have multiple issue slots, so using this for the rounding is ruled out by our basic assumption of the requirement for single slot issue for group versions of these ops. Second, since the point of the instructions is to preserve the upper bit (or bits in the group case with < 64 bit operands), we would have to feed more than 128 bits (9 bits per byte given 8 bits is the smallest arithmetic size we support) from the adder to the XLU. We don't have those paths. So, even if we abandon the rounding add in the third stage and assume you use some statically selected combination of $A+B$ and $A+B+1$ type operations to remove the bias, we still can't preserve the upper bit information I assume you want. I think when we were talking, I had assumed that there may be an easy way to preserve this information within the adder since the carries are there as part of the overflow checking, but rich does not see an easy way to get this out without a significant change.

Craig felt that the only real option without a major overhaul of the data path is to do either 7 bit or 15 bit arithmetic, so the upper bit is available to catch the overflow. (I'm not sure how that would work out in the case of signed arithmetic.) Craig also felt that the best way to tackle this class of operations in a future implementation would be to shift the operands right on the way in (rather than the result on the way out), and do a calculation on the side on the low order bits to control the the carry in to get the rounding effect. The carry in is not needed till a later stage of the carry look ahead, so there should be time to do this. In this way, the whole thing would be accomplished in the first pipe stage (ie latency 1).

However, we do not have this option in the current implementation since there is just not time in the path to squeeze in the extra logic. It would either involve a doubling of the size of the bypass muxes and associated control, or a doubling of the initial propagate/generate terms in the adder to bring in either the operand, or the operand shifted, neither of which is tractable.

So, my recommendation is that we decide what set of operations we really want in the absense of the immediate implementation constraints and get those added to the architectural definition even though they will be in the class of unimplemented instructions in the current Euterpe. Then, we can consider them as possible candidates for inclusion in the new XDP implementation in Cronus (since it's a whole new custom design anyway). (In passing I note that just this week, we got the Euterpe datapath to route to completion for the first time and we are now at 99.7% for the chip as a whole.)

Tim

From: tbr (Tim B. Robinson)
Sent: Sunday, February 19, 1995 11:02 AM
To: 'abbott'
Cc: 'dickson'; 'mws'; 'craig'
Subject: average instructions

We (craig, rich, mark, myself) have done some thinking on these, but the result is I still hold the position we should not be trying to get them into this implementation of Euterpe.

We looked at a few possible approaches, but each has trouble without significant changes to what we have now.

First, I'm assuming that since the goal is to save issue slots, implementations that take multiple slots are not worth considering. As to latency, I don't think you had expressed hard requirements there, so we looked at what we could do if we assumed all the stages of the main pipe would be available if needed. Roughly, these correspond to add, XLU (ie shift), and add respectively (assuming we are only using the final CLA in the multiplier section). At first sight this looks like just what we need to do the basic add, shift right, then a final add to propagate the rounding increment if needed.

However, there is a major flaw in that the final CLA in stage 3 is only 64 bits wide because for multiplies we have multiple issue slots, so using this for the rounding is ruled out by our basic assumption of the requirement for single slot issue for group versions of these ops.

Second, since the point of the instructions is to preserve the upper bit (or bits in the group case with < 64 bit operands), we would have to feed more than 128 bits (9 bits per byte given 8 bits is the smallest arithmetic size we support) from the adder to the XLU. We don't have those paths. So, even if we abandon the rounding add in the third stage and assume you use some statically selected combination of A+B and A+B+1 type operations to remove the bias, we still can't preserve the upper bit information I assume you want. I think when we were talking, I had assumed that there may be an easy way to preserve this information within the adder since the carries are there as part of the overflow checking, but rich does not see an easy way to get this out without a significant change.

Craig felt that the only real option without a major overhaul of the data path is to do either 7 bit or 15 bit arithmetic, so the upper bit is available to catch the overflow. (I'm not sure how that would work out in the case of signed arithmetic.) Craig also felt that the best way to tackle this class of operations in a future implementation would be to shift the operands right on the way in (rather than the result on the way out), and do a calculation on the side on the low order bits to control the the carry in to get the rounding effect.

The carry in is not needed till a later stage of the carry look ahead, so there should be time to do this. In this way, the whole thing would be accomplished in the first pipe stage (ie latency 1).

However, we do not have this option in the current implementation since there is just not time in the path to squeeze in the extra logic. It would either involve a doubling of the size of the bypass muxes and associated control, or a doubling of the initial propagate/generate terms in the adder to bring in either the operand, or the operand shifted, neither of which is tractable.

So, my recommendation is that we decide what set of operations we really want in the absense of the immediate implementation constraints and get those added to the architectural definition even though they will be in the class of unimplemented instructions in the current Euterpe. Then, we can consider them as possible candidates for inclusion in the new XDP implementation in Cronus (since it's a whole new custom design anyway). (In passing I note that just this week, we got the Euterpe datapath to route to completion for the first time and we are now at 99.7% for the chip as a whole.)

Tim

From: Curtis Abbott [abbott@tallis]
Sent: Sunday, February 19, 1995 6:49 PM
To: 'Tim B. Robinson'
Cc: 'craig@tallis'; 'dickson@tallis'; 'mws@tallis'
Subject: average instructions

Tim B. Robinson wrote (on Sun Feb 19):

I think when we were talking, I had assumed that there may be an easy way to preserve this information within the adder since the carries are there as part of the overflow checking, but rich does not see an easy way to get this out without a significant change.

Ok, that's the key point for (or rather, against) the feasibility of a quick & dirty insertion of the non-rounding average instructions.

Craig felt that the only real option without a major overhaul of the data path is to do either 7 bit or 15 bit arithmetic, so the upper bit is available to catch the overflow. (I'm not sure how that would work out in the case of signed arithmetic.) Craig also felt that the best way to tackle this class of operations in a future implementation would be to shift the operands right on the way in (rather than the result on the way out), and do a calculation on the side on the low order bits to control the the carry in to get the rounding effect.

I assume this means the l.o. bit that was shifted right is included in the calculation on the side. If so, it sounds fine to me.

...

So, my recommendation is that we decide what set of operations we really want in the absense of the immediate implementation constraints and get those added to the architectural definition even though they will be in the class of unimplemented instructions in the current Euterpe. Then, we can consider them as possible candidates for inclusion in the new XDP implementation in Cronus (since it's a whole new custom design anyway). (In passing I note that just this

Well, let me know when's a good time to bring it up in regards to Cronus.

week, we got the Euterpe datapath to route to completion for the first time and we are now at 99.7% for the chip as a whole.)

Glad to hear it!

- Curtis

.

From: tbr
Sent: Sunday, February 19, 1995 6:55 PM
To: 'Curtis Abbott'
Cc: 'craig@tallis'; 'dickson@tallis'; 'mws@tallis'
Subject: average instructions
Follow Up Flag: Follow up
Flag Status: Red

Curtis Abbott wrote (on Sun Feb 19):

Craig felt that the only real option without a major overhaul of the data path is to do either 7 bit or 15 bit arithmetic, so the upper bit is available to catch the overflow. (I'm not sure how that would work out in the case of signed arithmetic.) Craig also felt that the best way to tackle this class of operations in a future implementation would be to shift the operands right on the way in (rather than the result on the way out), and do a calculation on the side on the low order bits to control the the carry in to get the rounding effect.

I assume this means the l.o. bit that was shifted right is included in the calculation on the side. If so, it sounds fine to me.

Yes, by shifting first, the adder itself would not need greater width. two low order bits from each of the operands would be peeled off to calculate the carry in in each slice of the datapath.

...
So, my recommendation is that we decide what set of operations we really want in the absense of the immediate implementation constraints and get those added to the architectural definition even though they will be in the class of unimplemented instructions in the current Euterpe. Then, we can consider them as possible candidates for inclusion in the new XDP implementation in Cronus (since it's a whole new custom design anyway). (In passing I note that just this

Well, let me know when's a good time to bring it up in regards to Cronus.

Now! Geert needs to be in the loop. Serious work on the XDP is scheduled to start in about a week I think.

week, we got the Euterpe datapath to route to completion for the first time and we are now at 99.7% for the chip as a whole.)

Glad to hear it!

It's looking good. We have one last area of congestion which we are working on now, and there does not seem to be any reason why we can't fix it (selective conversion of short busses to single ended, placement improvements). Once we have a version fully routed we need an iteration to fix the remaining timing viloations.

From: Tim B. Robinson [tbr@tallis]
Sent: Sunday, February 19, 1995 6:55 PM
To: 'Curtis Abbott'
Cc: 'craig@tallis'; 'dickson@tallis'; 'mws@tallis'
Subject: average instructions

Curtis Abbott wrote (on Sun Feb 19):

Craig felt that the only real option without a major overhaul of the data path is to do either 7 bit or 15 bit arithmetic, so the upper bit is available to catch the overflow. (I'm not sure how that would work out in the case of signed arithmetic.) Craig also felt that the best way to tackle this class of operations in a future implementation would be to shift the operands right on the way in (rather than the result on the way out), and do a calculation on the side on the low order bits to control the the carry in to get the rounding effect.

I assume this means the l.o. bit that was shifted right is included in the calculation on the side. If so, it sounds fine to me.

Yes, by shifting first, the adder itself would not need greater width. two low order bits from each of the operands would be peeled off to calculate the carry in in each slice of the datapath.

...

So, my recommendation is that we decide what set of operations we really want in the absense of the immediate implementation constraints and get those added to the architectural definition even though they will be in the class of unimplemented instructions in the current Euterpe. Then, we can consider them as possible candidates for inclusion in the new XDP implementation in Cronus (since it's a whole new custom design anyway). (In passing I note that just this

Well, let me know when's a good time to bring it up in regards to Cronus.

Now! Geert needs to be in the loop. Serious work on the XDP is scheduled to start in about a week I think.

week, we got the Euterpe datapath to route to completion for the first time and we are now at 99.7% for the chip as a whole.)

Glad to hear it!

It's looking good. We have one last area of congestion which we are working on now, and there does not seem to be any reason why we can't fix it (selective conversion of short busses to single ended, placement improvements). Once we have a version fully routed we need an iteration to fix the remaining timing viloations.

Tim

.

From: lisar (Lisa Robinson)
Sent: Sunday, February 19, 1995 7:41 PM
To: 'brian'; 'woody'
Cc: 'jeffm'; 'tbr'
Subject: hermes

Jay

I've been running a test called hermes_store_unique
(see /n/nosferatu/s2/euterpe/verify/toplevel) which is identical to the
dram_store_unique test except for the fact that it accesses hermes.

Here is what comes out of euterpe

```
2533: Target: 0 ID: 0      Write Addr: 00000004 Data: 0f1e2d3c4b5a6978
2580: Target: 0 ID: 0      Read  Addr: 00000004
2673: Target: 0 ID: 0      Write Addr: 00000005 Data: 78695a4b3c2d1e0f
2720: Target: 0 ID: 0      Read  Addr: 00000005
2813: Target: 0 ID: 0      Write Addr: 00000010 Data: 0123456789abcdef
2825: Target: 0 ID: 1      Write Addr: 00000011 Data: 0f1e2d3c4b5a6978
2860: Target: 0 ID: 0      Read  Addr: 00000010
```

and this is what goes in

```
118: Target: 0 ID: 0 WriteResponse
161: Target: 0 ID: 0 ReadResponse      Data: 0f1e2d3c4b5a6978
258: Target: 0 ID: 0 WriteResponse
301: Target: 0 ID: 0 ReadResponse      Data: 78695a4b3c2d1e0f
398: Target: 0 ID: 0 WriteResponse
410: Target: 0 ID: 1 WriteResponse
441: Target: 0 ID: 0 ReadResponse      Data: 0123456789abcdef
```

At this point the test hangs.

Note that the test does not use interleaved space but just hermes channel 0
module 0 at address 0, but a write to module 1 seems to be being issued by
euterpe.

The likedriverlog trace (actually hermes_debug.srl in toplevel) is on
nosferatu /s2/euterpe/verilog/bsrc/res/19295.25724/results/hermes_store_unique_0.dpo

Lisa R.

.

From: woody (Jay Tomlinson)
Sent: Monday, February 20, 1995 1:37 AM
To: 'lisar (Lisa Robinson)'
Cc: 'brian'; 'jeffm'; 'tbr'
Subject: hermes

Lisa Robinson wrote (on Sun Feb 19):

Jay

I've been running a test called `hermes_store_unique`
(see `/n/nosferatu/s2/euterpe/verify/toplevel`) which is identical to the
`dram_store_unique` test except for the fact that it accesses hermes.

Here is what comes out of euterpe

2533: Target: 0 ID: 0	Write Addr: 00000004	Data: 0f1e2d3c4b5a6978
2580: Target: 0 ID: 0	Read Addr: 00000004	
2673: Target: 0 ID: 0	Write Addr: 00000005	Data: 78695a4b3c2d1e0f
2720: Target: 0 ID: 0	Read Addr: 00000005	
2813: Target: 0 ID: 0	Write Addr: 00000010	Data: 0123456789abcdef
2825: Target: 0 ID: 1	Write Addr: 00000011	Data: 0f1e2d3c4b5a6978
2860: Target: 0 ID: 0	Read Addr: 00000010	

and this is what goes in

118: Target: 0 ID: 0 WriteResponse	
161: Target: 0 ID: 0 ReadResponse	Data: 0f1e2d3c4b5a6978
258: Target: 0 ID: 0 WriteResponse	
301: Target: 0 ID: 0 ReadResponse	Data: 78695a4b3c2d1e0f
398: Target: 0 ID: 0 WriteResponse	
410: Target: 0 ID: 1 WriteResponse	
441: Target: 0 ID: 0 ReadResponse	Data: 0123456789abcdef

At this point the test hangs.

Note that the test does not use interleaved space but just hermes channel 0
module 0 at address 0, but a write to module 1 seems to be being issued by
euterpe.

The likedriverlog trace (actually `hermes_debug.srl` in `toplevel`) is on
`nosferatu /s2/euterpe/verilog/bsrc/res/19295.25724/results/hermes_store_unique_0.dpo`

Lisa R.

The test probably hangs because there is an outstanding request to the same
address. In this case I can see a write to 00000011 which is probably followed
by a read to the same address. If the write response is never received, or it
is received and never gets sent (prb grant) to nb then it will hang. From
looking at the .lst, I can't imagine why the request would go to ID 1. It must
have thought that it was in interleaved space.

jay

.

From: lisar (Lisa Robinson)
Sent: Monday, February 20, 1995 8:24 AM
To: 'woody'
Cc: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'
Subject: BOM 233

Jay

The first run just finished and the only tests to fail were brmisseasy and brmisstest. The traces are on rhodan in /s3/euterpe/verilog/bsrc/res/20295.18615/results
I'll run brmisseasy in verilog.

Summary file is res/20295.18615/summary

Design Name: i_euterpe_wrap
Run Date: 20295
Run ID: 18615

Simulator: i_euterpe_wrap.ioj was built on Mon Feb 20 0:03:57 1995
Using BOM: Version BOM,v 233.0 1995/02/19 22:45:43 LT woody
Warning: Local BOM is out of date ...
Log Message:
Simulator: i_euterpe_wrap.ioj was built on Mon Feb 20 0:03:57 1995
Using BOM: Version BOM,v 233.0 1995/02/19 22:45:43 LT woody
Warning: Local BOM is out of date ...
Log Message:
Run finished at:
Mon Feb 20 06:10:02 PST 1995
Run started on host: rhodan at: Mon Feb 20 00:07:51 PST 1995

test10_0 Ran ok
Run time = 140 seconds Performance = 202 cycles/second
load_0 Ran ok
Run time = 144 seconds Performance = 196 cycles/second
store_unique_0 Ran ok
Run time = 149 seconds Performance = 195 cycles/second
memtest_0 Ran ok
Run time = 202 seconds Performance = 247 cycles/second
ibuf_storeeasy_0 Ran ok
Run time = 152 seconds Performance = 197 cycles/second
itag_storeeasy_0 Ran ok
Run time = 152 seconds Performance = 197 cycles/second
dtag_storeeasy_0 Ran ok
Run time = 153 seconds Performance = 196 cycles/second
ltlb_0 Ran ok
Run time = 147 seconds Performance = 204 cycles/second
gtlb_0 Ran ok
Run time = 152 seconds Performance = 208 cycles/second
gtlbaccess4_0 Ran ok

Run time = 315 seconds Performance = 264 cycles/second
 gtlbmisseasy_0 Ran ok
 Run time = 301 seconds Performance = 260 cycles/second
 dcacheeasy_0 Ran ok
 Run time = 1494 seconds Performance = 301 cycles/second
 dcacheharder_0 Ran ok
 Run time = 1550 seconds Performance = 290 cycles/second
 dcacheannoying_0 Ran ok
 Run time = 1453 seconds Performance = 309 cycles/second
 dcachenoalloc_0 Ran ok
 Run time = 1505 seconds Performance = 299 cycles/second
 brmisseasy_0 (in fail loop) Failed
 Run time = 217 seconds Performance = 230 cycles/second
 brmisstest_0 (in fail loop) Failed
 Run time = 295 seconds Performance = 282 cycles/second
 icacheharder_0 Ran ok
 Run time = 231 seconds Performance = 230 cycles/second
 icachemiss_0 Ran ok
 Run time = 425 seconds Performance = 274 cycles/second
 icacheannoying_0 Ran ok
 Run time = 296 seconds Performance = 281 cycles/second
 nbuseeasy_0 Ran ok
 Run time = 244 seconds Performance = 239 cycles/second
 nbfulltest_0 Ran ok
 Run time = 183 seconds Performance = 218 cycles/second
 nbhiprio_0 Ran ok
 Run time = 321 seconds Performance = 259 cycles/second
 dram_load_0 Ran ok
 Run time = 196 seconds Performance = 255 cycles/second
 dram_store_unique_0 Ran ok
 Run time = 210 seconds Performance = 238 cycles/second
 bdownharder_0 Ran ok
 Run time = 161 seconds Performance = 207 cycles/second
 sysproto1_1 Ran ok
 Run time = 193 seconds Performance = 259 cycles/second
 sysproto2_1 Ran ok
 Run time = 912 seconds Performance = 365 cycles/second
 cerbeasy_0 Ran ok
 Run time = 248 seconds Performance = 235 cycles/second
 Total number cycles run = 3392500

Lisa R.

.

From: wampler (Kurt Wampler)
Sent: Monday, February 20, 1995 8:00 PM
To: 'tbr'
Subject: Re: GARS long names

>What's the status of the long name support in GARDS?
>
>I see the standard flow is still using the mangled names.

Longname support is advertised as being "fully implemented" in this version of GARDS. To enable it, you set the "systemnames" parameter to "true" for tools like GPLACE, REDIT, etc. When this change is made, all files of netnames, component names, PIF/POF files, etc. must all use longnames instead of shortnames.

What we should perhaps do to ease into longname mode is to start compiling our dff files with the longnames available (we can still switch back and forth between longname and shortname mode on a per-tool basis), and that way we can begin to make longnames available for interactive GPLACE and REDIT sessions.

I am getting longnames compiled in to gardswarts now, but for some reason that I don't yet fully understand the top-level Euterpe dff's I'm getting from Geert don't have any longnames in them. It may be an SDL vs. EDIF thing. I'll investigate further.

- Kurt

(One other thing I've noticed; GPLACE & REDIT support left-right scrolling of the names window [where a name is too wide to display it fully in the window] for component names, but not for netnames. This looks like a bug. It's a nuisance, though, and ought to be fixed.)

From: Scott Furman [fur@quetzalcoatl]
Sent: Monday, February 20, 1995 8:11 PM
To: 'abbott (Curtis Abbott)'
Subject: hacking on huffman

Curtis Abbott writes:

> I was looking at the place where you do `DECODE_DCT_COEFF_FAST()` 6 > times in
parse_dct_coeffs. Counting cycles by hand, it looks like it > should take 20
cycles/call, though 22 for the first one. I hacked it > up and believe I got it to 12
cycles, which is a significant savings.

> However, there are a few problems.

>

> 1. some of the hacks I did may be hard to get the compiler to do, > and/or express in
C. for example, I moved the store past the > underflow branch.

For a *long* time, the compiler has scheduled this loop as 14 cycles for the first
iteration and 16 cycles for each subsequent iteration.
I was surprised to see your note about this matter so I tried compiling this loop again
and was disturbed at the outcome. What you have discovered is a recent regression in
compiler optimization.

Here's excerpt code from that loop as the compiler schedules it now:

```
eadd      r30,r53,r29
lu32li    r8,r30,0
```

Obviously, the compiler has lost it's mind, as these two instructions should be combined
into a single one. I don't know how long the compiler has been doing this; The benchmark
performance reports since November continue to show an overall improving trend, with small
fluctuations. With the two instances of this compiler code generation problem fixed, the
schedule for each iteration should revert back to
16 cycles.

Anyway, you can do better than 16 cycles for the selected instructions using an irregular
schedule, but the compiler does not currently discover it because it requires speculative
execution, e.g. moving the store past the branch. The irregular schedule can perform two
iterations in 28 cycles instead of the 32 cycles that the best-case regular schedule
requires. The compiler is not likely to generate this schedule of its own accord for some
time, as speculative execution is a fairly advanced optimization. You can ask Ray for his
notes on this improved schedule, if you like. Also, FYI, I reproduce at the end of this
mail the note I sent to Ray Hayes in mid-November concerning the scheduling of this code.
(This is one of the loops that Ray regularly uses to test his scheduler ideas.)

As far as improving this schedule goes, it's going to be hard to break the current
sixteen-cycle barrier with a *regular* schedule. The "rounding" effect of the issue
restrictions imposed by the store requires that two cycles be shaved to reduce the
schedule to twelve cycles. (Getting rid of only one cycle doesn't help at all as it
simply gets added back as a store issue restriction). Obviously, you can change the
underflow checking to be less frequent, thus removing a nasty branch from the middle of
these two basic blocks, but that does not change the bottom line for the scheduling of
each iteration and it has some unpleasant performance aspects for other parts of the code.
(It increases bitstream underflow frequency -- Yes, it's been tried.)

> 2. there's a *lot* of code generated around this. even a large > speedup in the
"inner loop" will get severely diluted by all the > overhead code. it's a big
complicated thing, and hard to imagine > effectively working on at assembler level.

Actually, the common path through the outer bitstream underflow loop represents a fairly
small portion of the code. In any case, the outer loop (the bitstream underflow loop)
is where we've been spending our time recently. The current ideas for improvement hinge
around "unique" pointer declarations to allow the compiler to better disambiguate memory
references. This should especially allow improvements near bitstream code.

> 3. I removed several instructions by being cleverer than the compiler > about knowing

I only cared about 12 bits for the load offset register.

>

Just wondering: Has this code been tested? Looking at it, I can't see how it could have worked. There appears to be at least one bug (using an unsigned withdraw instead of a signed one for the level) and one missing instruction (potentially leaving dangerous bits set in the load offset register; I also think there may be some confusion about this idea of caring only "about 12 bits for the load offset register.") If you fix these problems, you're back to the identical performance level as the existing code. I'm probably just being clueless, though. I'll let you explain it to me on Tuesday.

> Clearly, if we could get the whole front end of the mpeg decoder to > 60% of its current cycle count, it would be a big deal. I'd like to > have a session with you next week on the mechanical procedures you use > to test different options for performance (and correctness).

> Meanwhile, the code I did can be found in parse_mb_hacked.s; I also > made changes to VLC_ENTRY() and GET_LEVEL() in huffman.h. (No, I > won't be checking these in.) >

It's not likely we'll ever see a 60% improvement, at least not for worst-case input data. When I did my testing in October, the decoder spent 25% of its parsing time just in this 16-cycle inner loop and 35% of its parsing time in parse_dct_coeffs() when handling *worst-case* input. (Intuitively, that makes sense: 5 million coefficients per second times 16 cycles per coefficient is 80 million cycles/second in the inner loop. It was taking a total of about 350 million major cycles per second [sic] to parse worst-case data including macroblock headers, slice headers, etc.) We could get a 65% improvement for worst-case input, for example, by achieving *infinite* speedup in all of the parsing routines outside of parse_dct_coeffs(). Obviously, this is not likely to happen. Also, given these figures, improving parse_dct_coeffs() so that it is infinitely fast would not achieve the 60% speedup either. I think a 25% performance speedup for worst-case data is more realistic.

If we want improved performance on the video decoder "front-end", I think we should concentrate in two main areas: First, we need many general improvements to scalar code generation for the compiler, particularly in the area of scheduling and memory disambiguation. I am not talking about particularly advanced optimizations, just the sort that any decent compiler should do (and which tcc does not). If we can't get sufficient improvements from these tactics, we should consider major surgery on the video decoder. For example, per-slice decoding has been suggested many times in the last couple of years. It may be time to take the idea more seriously though, as you know, the advantages in terms of parallelization may very well be outweighed by increased SDRAM bandwidth requirements and additional consumption of on-chip memory.

Message send to Ray Hayes on 11/16/94:

This is the heart of the DCT coefficient Huffman decoder. For worst-case input, the 12-instruction loop below should account for nearly half of the cycles spent parsing MPEG input data. (The remaining cycles are expended in a much larger body of code that compiles to several thousand instructions. Less effort has been spent on optimizing these other types of MPEG data parsing routines because they are less "dense".)

It should be pointed out that the chosen Huffman-decoding algorithm was designed with our current microarchitecture in mind. With a different set of constraints, this Huffman decoder might have been designed very differently. For example, if branch misprediction penalties and memory-op issue restrictions were less severe, it might be cheaper to compute a branch address based on the first few leading bits of the bitstream. In this case, there would be a separate code sequence for each possible combination of leading bits, allowing multiple codewords to be decoded at the same time.

The loop below performs a direct "fast" table lookup based on the leading nine bits of the variable-length code (VLC). If the VLC is short enough that these few bits completely specify the codeword, the

DCT coefficients are reconstructed from data in the table entry. Otherwise, the fast decoding is aborted and control is transferred to an "exception" dispatcher that completes the decoding.

An "exception" occurs when:

- A) We've run off the end of our 8x8 matrix, which indicates the presence of illegal input data, or
- B) The VLC was not a "short" codeword. It must be one of these:
 - 1) end-of-block code
 - 2) escape-code (followed by escaped run and level data)
 - 3) "long" codeword (greater than nine bits long)

By clever encoding of the lookup table entry, we can test for all these conditions with a single branch. Each Huffman decoding table entry is a triple {LENGTH, LEVEL, RUN} indicating the length of the Huffman codeword, the value of the non-zero coefficient and the number of preceding zero coefficients, respectively. Actually, the value (RUN + 1) is stored in the table rather than RUN, and sometimes the table contains an exception code in place of the RUN value. This is the layout of a table entry in memory:

8	16	8
Codeword Length	LEVEL	(RUN + 1) or exception code

In the loop surrounding the innermost loop (not shown), data is parsed from the input bitstream in chunks of almost 128 bits (actually 117 bits). The branch at the end of the loop detects when the single hexlet of input data is exhausted. If so, it is refilled from the memory-mapped input queue and the loop is restarted. With minimum-length coefficients, which are 3 bits long, this buffer hexlet should only need to be refilled roughly every 30 iterations of the inner loop.

The first iteration of the 12-instruction loop can be scheduled in 14 cycles. However, due to issue restrictions on store instructions, subsequent iterations must begin on a multiple of 4 cycles, so each iteration requires 16 cycles, for an IPC of 0.75.

			; Cycle	Description
			;	
bitstream	gushrl28	r2,r6,r36	; 0	Get leading bits of
			; 1	STALL: +1 (Regdep)
of bitstream	eandi	r2,r2,2044	; 2	Get leading 6 bits
table entry	lu32l	r2,r51,r2	; 3	Lookup Huffman
			; 4	STALL: +1 (Regdep)
index	eadd	r3,r59,r2	; 5	Compute new zigzag
zeros plus one)	eushri	r8,r2,8	; 6	Get (RUN + 1) (# of
exception ?	bandne	r3,r48,.LGO3E.55	; 7	Do we have an
	eandi	r59,r3,63	; 8	Mask off unused
bits of index	lu8	r3,r53,r59	; 9	Convert zig-zag to
linear index	eushri	r4,r2,24	; 10	Get codeword LENGTH

s161	r8,r57,r3	; 11	Store in
destination matrix			
esub	r36,r36,r4	; 12	Compute new
bitstream cursor			
blz	r36,.LGO41.55	; 13	Bitstream underflow
?			

-Scott

.

From: wampler (Kurt Wampler)
Sent: Tuesday, February 21, 1995 12:53 AM
To: 'tbr'
Subject: Re: GARS long names

The reason longnames aren't getting stored in the dff for the top-level Euterpe seems to be because no top structure is selected when we run SLNET. However, when I select a top structure, SLNET performance degraded by at least an order of magnitude. Not sure what it's doing, but it ain't behaving properly. I'm going to have to talk to someone at SVR about this tomorrow (Tuesday). I'll let you know what I find out.

- Kurt

.

From: jeffm (Jeff Marr)
Sent: Tuesday, February 21, 1995 1:54 AM
To: 'lisar (Lisa Robinson)'
Cc: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Subject: BOM 233

Lisa Robinson writes:

>
> Jay
>
> The first run just finished and the only tests to fail were brmisseasy
> and brmisstest. The traces are on rhodan in
> /s3/euterpe/verilog/bsrc/res/20295.18615/results
> I'll run brmisseasy in verilog.
Just scanned the brmisseasy .dpo file to see what was what.

The test gets an unexpected rsvd inst exception when branching to 20000004000. The instruction that should have been executed is a branch. This address uses the same icache slot as the beginning of the predicted branch loop from which the register branch to the alias occurred. The icache fill did happen before the rsvd inst was executed - but the cache fill was all zeros, thus the rsvd inst.

jeffm

.

From: lisar (Lisa Robinson)
Sent: Tuesday, February 21, 1995 2:05 AM
To: 'jeffm'
Cc: 'billz'; 'dickson'; 'mws'; 'tbr'; 'woody'
Subject: Re: BOM 233

I just can't seem to reproduce this in verilog. I have run it 4 times out of a possible 5 and each time it fabbed. I just picked up mws's BOM and I'm going to run that as soon as it has built.

I'll go back to looking at brmisseasy then!

>
> The first run just finished and the only tests to fail were brmisseasy
> and brmisstest. The traces are on rhodan in
> /s3/euterpe/verilog/bsrc/res/20295.18615/results
> I'll run brmisseasy in verilog.
Just scanned the brmisseasy .dpo file to see what was what.

The test gets an unexpected rsvd inst exception when branching to 20000004000. The instruction that should have been executed is a branch. This address uses the same icache slot as the beginning of the predicted branch loop from which the register branch to the alias occurred. The icache fill did happen before the rsvd inst was executed - but the cache fill was all zeros, thus the rsvd inst.

jeffm

From: hopper (Mark Hofmann)
Sent: Tuesday, February 21, 1995 2:54 AM
To: 'Tom Laidig (tau)'
Cc: 'vanthof@MicroUnity.com'; 'cadettes'; 'geert (Geert Rosseel)'; 'vo (Tom Vo)'; 'wingard (Drew Wingard)'; 'tau'
Subject: Re: CSM dbu's?

Tom Laidig (tau) writes:

Ah, yes, integer vs not...

[Tom's cogent summary er... shortened]

I could support, I think, both sides in this argument. In the end, however, I come down on the side of integer. While I too view the difference as somewhat philosophical, I think that use of integers is less error-prone overall. I have this nagging thought that just as we're about to tapeout we find some niggling little tool (perhaps one we did not even write) which uses %6.0f format and drops a significant bit.

Let's talk with the mask designers, too.

-hopper

.

From: hopper (Mark Hofmann)
Sent: Tuesday, February 21, 1995 9:50 AM
To: 'cadettes'; 'geert (Geert Rosseel)'
Cc: 'tbr (Tim B. Robinson)'
Subject: CSM rules

Hi,

I've spoken with most of the CAD folk now, with Geert and Drew and Mike and Orlando. The consensus seems to be that it would be okay at worst and a good thing at best if we switch to integer design rules.

I will send out imminent decision mail shortly

-thanks,
hopper

From: tom (Tom Laidig (tau))
Sent: Tuesday, February 21, 1995 9:57 AM
To: 'vant'
Cc: 'cadettes'; 'geert (Geert Rosseel)'; 'vo (Tom Vo)'; 'wingard (Drew Wingard)'; 'tau'
Subject: Re: CSM dbu's

Ah, yes, integer vs not...

I guess my own feeling is that, when all coordinates are required to be a multiple of some grid, it's cleaner to express them as an integer multiple of the stepping unit. I thought that was the right choice with the roller technology; I thought it was the right choice with the mobimos technology; and it's the choice I would have made for csm as well. For me, though, this is primarily a philosophical issue, so I didn't argue much when Dave was setting up the layout and drc infrastructure.

As far as what's easier and what's harder, it seems the main difference is where the burden lies. There are numerous tools (vlsimm, close to my heart, is one) that internally use integer coordinates to speed computation, reduce memory consumption, and assure a reliable accuracy.

If the database stepping unit is not an integer, a scale factor must be specified each time any such tool is used. This can be buried in Makefiles and drc flows for many cases, but it reappears in all the one-off tool uses. On the flip side, using integer coordinates means converting between microns and dbu's whenever someone has originally expressed a dimension in microns. I don't actually think either is especially error-prone: if anything, it seems to me that going to an integer grid is less error-prone, since you'd have a hard time drawing fractional dimensions in compass if its snap grid were set to 1, whereas you might reasonably run some batch tool and not notice that coordinates had been snapped to a coarser grid in the process.

To some of the specific points:

vant writes:

```
|>Kurt Wampler writes:  
|>  
|> - The abgen program uses a bitmap-based compactor to consolidate  
obstruction  
|> data for GARDS. The X- and Y-coordinates of geometry are used to  
index  
|> bitmap arrays. The algorithm only works with integer X- and  
Y-coordinates.
```

```
|Multiply the incoming data by 10 for the CSM technology.
```

```
|>  
|> - We have a number of vlsimm scripts embedded in  
Makefiles/shell-scripts  
|> which may produce erroneous results due to round-off errors; each one  
|> will have to be modified to magnify the incoming data sufficiently to  
|> integerize it.
```

```
|I've set up the drc environment to automatically change the 'inscale'  
value  
|based on the technology. This should be doable for baseplate  
|generation  
as  
|well.
```

The difference, I think, is that the drc environment is pretty monolithic, so it's easy to put in a global scaling factor there, while the baseplate generation (a fairly nebulous term, I think) consists of a lot of bits and pieces scattered in lots of places.

```
|  
|>
```

> - The baseplate generation code uses the M4 preprocessor, which can't
> handle floating point numbers.

I'm really confused. I thought Geert already has some baseplate built.

Geert has built a baseplate layout. He wrote the coordinates in dbus, as I understand it, thus doing the multiplication by 10 that drawing in microns was supposed to avoid.

[hopper asks if changing is feasible]

It's doable. Every layout will need to be scaled. the drc flow will need to have every number changed (monotonous, but easy). It's best to do this in a coordinated fashion so as to confuse layout folks as little as possible. Then retraining of the layout folks is needed. Has anyone bothered to consult with any layout people? They are intimately involved here as well and should be involved in the final decision.

Changes we'd need to make:

- change drc flow

- scale all layouts (simple vlsimm run on each)

- change snapping value(s?) in common vlsi.boon file

- change value of 'lvsscale' in spice models file

- change stuff geert did to the baseplate layout generation

- teach people to do things the way they've been doing them for the last couple years

The fact the a .1 micron resolution is being used for CSM has not been a secret so I'm confused about what has happened to bring up these concerns.

Well, although it's been no secret, it was never announced very loudly either. I think the concerns are being brought up as different people get a break from euterpe and start looking at cronus. When Geert started working on the baseplate a week or two ago, he noticed the non-integer coordinates with respect to baseplate layout generation, and griped a bit. He then found a workaround, and proceeded. Kurt has now had some time to look at cronus, and so he's noticing. I would expect this process to continue for a bit longer, as I think it has any time we've changed methodology.

[Changing a few tools to be more flexible seems to be a better answer.

Well, there are really two bits here: changing the tools to permit non-integer coordinates, and changing all the uses of these tools to make use of that permission. The first is not a bad thing; the second is the more questionable one in my view.

Bottom line for me: As I said, I think integer coordinates are cleaner, neater, and more inherently exact. I also find them easier to deal with, personally. So I'd have continued to use them in atlas if I'd made the choice. OTOH, I don't know that it's that big a deal. So while I'd support changing back to integer coordinates, I'd also go along with the fractions without complaint.

--

'\u'

.

From: tbr
Sent: Tuesday, February 21, 1995 10:45 AM
To: 'wampler (Kurt Wampler)'
Subject: Re: GARS long names
Follow Up Flag: Follow up
Flag Status: Red

Kurt Wampler wrote (on Mon Feb 20):

The reason longnames aren't getting stored in the dff for the top-level Euterpe seems to be because no top structure is selected when we run SLNET. However, when I select a top structure, SLNET performance degraded by at least an order of magnitude. Not sure what it's doing, but it ain't behaving properly. I'm going to have to talk to someone at SVR about this tomorrow (Tuesday). I'll let you know what I find out.

OK, thanks.

Tim

From: Gregg Kellogg [gregg@hts.microunity.com]
Sent: Tuesday, February 21, 1995 11:25 AM
To: 'Bang Q. Vu'
Subject: Re: Device Driver

Hi Bang.

I did some device driver work before at NeXT, but details of installing device drivers vary from vender to vendor. Most now have some facility for dynamically installing device drivers into a running system. Previously, one would have to make some modifications to some driver specification files and re-link to get the new device driver added.

--

Gregg Kellogg
MicroUnity Systems Engineering, Inc.
255 Caspian Drive, Sunnyvale, Ca 94089-1015 gregg@microunity.com

From: woody (Jay Tomlinson)
Sent: Tuesday, February 21, 1995 12:50 PM
To: 'fwo (Fred Obermeier)'
Cc: 'fwo'; 'hardheads'
Subject: Csyn Euterpe BOM 229 errors

Fred Obermeier wrote (on Fri Feb 17):
error (OutputShortCheck.1417) in file "tbr_euterpe-pass1.splvs":
net has too many drivers

```
topmost net:
  instance path: top.atcimissvldr12
  cellname path: top.atcimissvldr12
drivers:
  instance path: top.xatucimssvldccr12u0.atcimissvldr12
  cellname path: top.xborff5df8s .q_and0pf
  instance path: top.xatucimssvld2cr12u0.atcimissvldr12
  cellname path: top.xborff5df8s .q_and0pf
```

```
topmost net:
  instance path: top.atcimissvldr12_n
  cellname path: top.atcimissvldr12_n
drivers:
  instance path: top.xatucimssvldccr12u0.atcimissvldr12_n
  cellname path: top.xborff5df8s .q_ad0pf
  instance path: top.xatucimssvld2cr12u0.atcimissvldr12_n
  cellname path: top.xborff5df8s .q_ad0pf
```

error (OutputShortCheck.1465) in file "tbr_euterpe-pass1.splvs":
w/y drivers must have same swing

fixed checked in.

jay

.

From: ken (Ken Hsieh)
Sent: Tuesday, February 21, 1995 12:55 PM
To: 'woody'
Cc: 'sysadm'
Subject: Re: Csyn Euterpe BOM 229 errors

The SGI technical engineer told me that as long as it did not crash your system you can ignore them.

Ken

> From woody Tue Feb 21 10:50:15 1995
> Date: Tue, 21 Feb 1995 10:50:07 -0800
> From: woody (Jay Tomlinson)
> To: fwo (Fred Obermeier)
> Cc: fwo, hardheads
> Subject: Csyn Euterpe BOM 229 errors
> Content-Length: 1036
>
>
> Fred Obermeier wrote (on Fri Feb 17):
> error (OutputShortCheck.1417) in file "tbr_euterpe-pass1.splvs":
> net has too many drivers
>
> topmost net:
> instance path: top.atcimissvldr12
> cellname path: top.atcimissvldr12
> drivers:
> instance path: top.xatucimssvldccr12u0.atcimissvldr12
> cellname path: top.xborff5df8s .q_and0pf
> instance path: top.xatucimssvld2cr12u0.atcimissvldr12
> cellname path: top.xborff5df8s .q_and0pf
>
> topmost net:
> instance path: top.atcimissvldr12_n
> cellname path: top.atcimissvldr12_n
> drivers:
> instance path: top.xatucimssvldccr12u0.atcimissvldr12_n
> cellname path: top.xborff5df8s .q_ad0pf
> instance path: top.xatucimssvld2cr12u0.atcimissvldr12_n
> cellname path: top.xborff5df8s .q_ad0pf
>
> error (OutputShortCheck.1465) in file "tbr_euterpe-pass1.splvs":
> w/y drivers must have same swing
>
> fixed checked in.
>
> jay
>

From: wampler (Kurt Wampler)
Sent: Tuesday, February 21, 1995 1:02 PM
To: 'tbr'
Cc: 'geert'; 'hopper'; 'tom'
Subject: Re: netcap file for maze result

@Kurt Wampler wrote (on Sat Feb 18):

@
@ Perhaps one way to collate this analysis would be to examine the
ratio
@ between actual capacitance and estimated capacitance, discard any
where
@ the ratio is 1.0 or less, and sort in descending order by ratio?
@
@That would be great. Also just for interest, can we get the @overall percentage of how
many are are greater then 1.0. If the number @is big, we may want to adjust the fudge
factor we use in the initial @estimates.

Well, I've done a little crunching. In the file:

/n/godzilla/s2/wampler/euroute/geert_euterpe-iter.cwl

There is a comparative list of actual wire length versus estimated wire
length, sorted in descending order of percentage overestimate. Don't
panic immediately; some of the > 1000% errors are really short nets that
were routed by the M2maze step.

There are, however, some examples of pretty bad routing revealed by this
list.

Other interesting factoids:

- About 48% of the nets routed within their estimated wire length.
- Around 1% of the nets routed in *less* than their estimated wire length.
- Around 1% of the nets routed in 2X or more of their estimated wire length.

Another file of interest is:

/n/godzilla/s2/wampler/euroute/m2high.cap

This is just a GARDS .cap file sorted in descending order of M2 wirelength.
Many of the nets showing 1mm+ of M2 length appear to be due to missing
DELAY+14 obstruction over the clock mast. I thought I had this fixed
(I inserted some clockbias code back in December to address this
problem)
but it looks like I didn't complete my work and although the mast obstruction
is being computed, it's never being added to cgclockbias.pdl. I'll fix this
today if I can.

- Kurt

From: Gregg Kellogg [gregg@hts.microunity.com]
Sent: Tuesday, February 21, 1995 1:07 PM
To: 'Bang Q. Vu'; 'Gregg Kellogg'
Subject: Re: Device Driver

On Feb 21, 1:03pm, Bang Q. Vu wrote:

> Subject: Re: Device Driver
> Gregg Kellogg penned:
> :
> : Hi Bang.
> :
> : I did some device driver work before at NeXT, but details of
installing
device
> : drivers vary from vender to vendor. Most now have some facility for
> : dynamically installing device drivers into a running system.
Previously,
one
> : would have to make some modifications to some driver specification
files
and
> : re-link to get the new device driver added.
> :
> :
> : --
> : Gregg Kellogg
> : MicroUnity Systems Engineering, Inc.
> : 255 Caspian Drive, Sunnyvale, Ca 94089-1015
> : gregg@microunity.com
> :
> :
> :
> Hi Gregg, i'm looking for ways to write a dev. driver for SGI IRIX 5.2.
Just
try to
> pick your brain in case you've already done similar work. Thanks.
> --
> Bang Vu
> Western Geophysical, Western Atlas Intl., Inc.
> Email : vu@wg2.waii.com
> Voice : (713) 964-6192
> Fax : (713) 964-6218
>-- End of excerpt from Bang Q. Vu

Sorry I can't help you out any more.

--
Gregg Kellogg
MicroUnity Systems Engineering, Inc.
255 Caspian Drive, Sunnyvale, Ca 94089-1015 gregg@microunity.com

.

From: tom (Tom Laidig (tau))
Sent: Tuesday, February 21, 1995 1:31 PM
To: 'tbr (Tim B. Robinson)'; 'lisar (Lisa Robinson)'
Cc: 'tau'
Subject: creole tape

OK, the first error I encountered is when running

```
gmake -C proteus/verilog/libsrc everything
```

I get to where it's building some ikos thing, and it doesn't have proteus/ikos/project.cfg, because I haven't included proteus/ikos in the stuff I'm checking out. Is it OK to send proteus/ikos to the creoles? All of it, or part?

Also, last quarter we didn't send anything from mnemo, since it was just starting to exist. I guess we should change that for this tape. For reference, here's what we now do for the euterpe tree:

```
include euterpe
exclude euterpe/verilog/bsrc/dr/dram/mit
run ln -s ../proteus euterpe
run ln -s /u/chip/tools euterpe
run rm -rf euterpe/clockbias; mkdir euterpe/clockbias
run cp /u/chip/euterpe/clockbias/*.edif euterpe/clockbias
run gmake -C euterpe/verilog/bsrc vfiles
exclude euterpe/compass
```

(where 'include' translates to a 'cvs co', 'exclude' to 'rm -r', and 'run' does a shell command)

Is mnemo sufficiently similar that the following would be about right?

```
include mnemo
run ln -s ../proteus mnemo
run ln -s /u/chip/tools mnemo
run rm -rf mnemo/clockbias; mkdir mnemo/clockbias
run cp /u/chip/mnemo/clockbias/*.edif mnemo/clockbias
run gmake -C mnemo/verilog/src vfiles
exclude mnemo/compass
```

--

'\

.

From: tbr
Sent: Tuesday, February 21, 1995 1:46 PM
To: 'ken (Ken Hsieh)'
Cc: 'sysadm'; 'gmo'; 'woody'
Subject: Re: Csyn Euterpe BOM 229 errors
Follow Up Flag: Follow up
Flag Status: Red

Interesting crossing of wires here (in more than one sense)!
The csyn problem is an error in our Euterpe design database, not something we should be discussing with SGI! I assume this was meant to go to gmo.

However, on that score, the issue is whether the problem is transient (ie a soft error), or reproducible/recurrent. If the latter, we should be swapping out the SIMM, and we do have spares in stock if that proves necessary.

Tim

Ken Hsieh wrote (on Tue Feb 21):

The SGI technical engineer told me that as long as it did not crash your system you can ignore them.

Ken

> From woody Tue Feb 21 10:50:15 1995
> Date: Tue, 21 Feb 1995 10:50:07 -0800
> From: woody (Jay Tomlinson)
> To: fwo (Fred Obermeier)
> Cc: fwo, hardheads
> Subject: Csyn Euterpe BOM 229 errors
> Content-Length: 1036
>
>
> Fred Obermeier wrote (on Fri Feb 17):
> error (OutputShortCheck.1417) in file "tbr_euterpe-pass1.splvs":
> net has too many drivers
>
> topmost net:
> instance path: top.atcimissvldr12
> cellname path: top.atcimissvldr12
> drivers:
> instance path: top.xatucimssvldccr12u0.atcimissvldr12
> cellname path: top.xborff5df8s .q_and0pf
> instance path: top.xatucimssvld2cr12u0.atcimissvldr12
> cellname path: top.xborff5df8s .q_and0pf
>
> topmost net:
> instance path: top.atcimissvldr12_n

```
> cellname path: top.atcimissvldr12_n
> drivers:
> instance path: top.xatucimssvldccr12u0.atcimissvldr12_n
> cellname path: top.xborff5df8s .q_ad0pf
> instance path: top.xatucimssvld2cr12u0.atcimissvldr12_n
> cellname path: top.xborff5df8s .q_ad0pf
>
> error (OutputShortCheck.1465) in file "tbr_euterpe-pass1.splvs":
> w/y drivers must have same swing
>
> fixed checked in.
>
> jay
>
```

From: sysadm on behalf of gmo (Guillermo A. Loyola)
Sent: Tuesday, February 21, 1995 2:00 PM
To: 'pandora@news'

I think we are mixing several different discussions here which don't necessarily belong together.

First question is how to connect a ROM to Cerberus, which in an implementation of Terpsichore without an onboard ROM interface is of paramount importance; in an MPP application is quite important so you can share the ROM; but for Euterpe in Hestia or Pandora is a lot less interesting.

The more interesting question is How do we debug a Hestia-like box using Pandora? I would say that the minimum requirements are 1. To be able to reset Hestia *without* having to reset Pandora at the same time, and 2. To be able to read and write Cerberus registers in Hestia's devices from Pandora.

Although

not a "minimum" requirement, we have been assuming that we will have (at least in the pre-Pandora cross-development environment) 3. A promiscuous-master-slave interface that allows us to snoop on all Cerberus transactions and also to respond to any unused Cerberus address.

A direct connection between Pandora's Cerberus bus and Hestia's Cerberus bus allows us to do #2 above, but not #1 and certainly not #3; so it is only mildly instersting.

What Dave had talked about a couple of weeks ago sounded to me like a plan to implement an interface that would give us all 3 directly in Mnemo, which is fine by me, but only if it is easy to do with a minumal impact on Mnemo's schedule; and it certainly does not require Mnemo to have a ROM interface.

Now, given an ISA board implementing all 3 capabilities, and the fact that Pandora will have ISA slots, I don't think we need anything else. But we *do* need to get such a board designed and built!

Quite aside from the question of using Pandora, I'd like a clarification on Tim's statement: " [the Cerberus address] in the Hestia to be non-zero (we have pin on the expansion connector to force that)". I thought that at least on the current Hestia PCB this was accomplished with a jumper inside the box, not with a pin accessable to the outside; Which is it?

Gmo.

.

From: Guillermo A. Loyola [gmo@bilbo]
Sent: Tuesday, February 21, 1995 2:03 PM
To: 'Ken Hsieh'; 'tbr@bilbo'
Cc: 'woody@bilbo'; 'sysadm@bilbo'
Subject: Re: Csyn Euterpe BOM 229 errors

The SGI technical engineer told me that as long as it did not crash your system you can ignore them.

I don't think that "not crashing the system" as in a kernel crash is an acceptable measure of the importance of the error. I think any errors should be tracked. We probably shouldn't do anything else for recoverable errors, but when we have a non-recoverable error, we should pay attention. The fact that the error happened while a user process was running, killing that process instead of crashing the system is irrelevant. In fact the "gmake" that died because of bilbo's memory error earlier today was doing an "official" software build, so it certainly was important for us.

I'm willing to wait to see if/when the error reoccurs before doing anything else, but we probably should press SGI or our memory vendor a little harder if it is still the case -as it used to be- that a significant number of the SGI machines get hard memory errors regularly (The old bilbo used to get them every 4-6 weeks).

Gmo.

.

From: tbr
Sent: Tuesday, February 21, 1995 3:46 PM
To: 'tom (Tom Laidig (tau))'
Cc: 'lisar (Lisa Robinson)'; 'tau'
Subject: creole tape
Follow Up Flag: Follow up
Flag Status: Red

tau wrote (on Tue Feb 21):

OK, the first error I encountered is when running

```
gmake -C proteus/verilog/libsrc everything
```

I get to where it's building some ikos thing, and it doesn't have proteus/ikos/project.cfg, because I haven't included proteus/ikos in the stuff I'm checking out. Is it OK to send proteus/ikos to the creoles? All of it, or part?

I think we should exclude this. There are files checked in there that come direct from IKOS and could well be considered proprietary.

Also, last quarter we didn't send anything from mnemo, since it was just starting to exist. I guess we should change that for this tape. For reference, here's what we now do for the euterpe tree:

```
include euterpe
exclude euterpe/verilog/bsrc/dr/dram/mit
run ln -s ../proteus euterpe
run ln -s /u/chip/tools euterpe
run rm -rf euterpe/clockbias; mkdir euterpe/clockbias
run cp /u/chip/euterpe/clockbias/*.edif euterpe/clockbias
run gmake -C euterpe/verilog/bsrc vfiles
exclude euterpe/compass
```

(where 'include' translates to a 'cvs co', 'exclude' to 'rm -r', and 'run' does a shell command)

Is mnemo sufficiently similar that the following would be about right?

```
include mnemo
run ln -s ../proteus mnemo
run ln -s /u/chip/tools mnemo
run rm -rf mnemo/clockbias; mkdir mnemo/clockbias
run cp /u/chip/mnemo/clockbias/*.edif mnemo/clockbias
run gmake -C mnemo/verilog/src vfiles
exclude mnemo/compass
```

Mnemo should be exactly the same structure except that under verilog we have 'src' not 'bsrc' (which I see you have already accounted for).

Remind me why we are excluding the compass directory. . .

.

From: hchu (Herman Chu)
Sent: Tuesday, February 21, 1995 3:48 PM
To: 'tbr'
Cc: 'hchu'
Subject: Hardware to run Flotherm

Hi Tim,

I am trying to determine which platform I should use to run Flotherm. Up to this point no one has been able to give me a decisive answer on the speed performance of the different machines that I am considering. I have decided the most cost effective way is to use one of the following system, since we already have them,

1. My existing Sun Space II w/Witek upgraded
2. John Tang's Indigo with a R4000/100Mhz processor
3. HP730

Do you know which of these machine is the fastest? I did check with them regarding floating license. It will be the same price, except it will only be 1 seed per license instead of the 2 seeds for the node lock license.

Thank you.

Herman

.

From: tbr
Sent: Tuesday, February 21, 1995 3:55 PM
To: 'Guillermo A. Loyola'
Cc: 'Ken Hsieh'; 'mikeh'; 'sysadm@bilbo'
Subject: Re: Csyn Euterpe BOM 229 errors
Follow Up Flag: Follow up
Flag Status: Red

Guillermo A. Loyola wrote (on Tue Feb 21):

The SGI technical engineer told me that as long as it did not crash you system you can ignore them.

I don't think that "not crashing the system" as in a kernel crash is an acceptable measure of the importance of the error. I think any errors should be tracked. We probably shouldn't do anything else for recoverable errors, but when we have a non-recoverable error, we should pay attention. The fact that the error happened while a user process was running, killing that process instead of crashing the system is irrelevant. In fact the "gmake" that died because of bilbo's memory error earlier today was doing an "official" software build, so it certainly was important for us.

I had not read the first message carefully. I had come away with the impression the errors had been recoverable. Clearly the fact that there have been multiple errors, and that one of them was not recoverable, all on the same SIMM is already enough to say something is broken. Soft alpha hits won't cause multi-bit errors.

I'm willing to wait to see if/when the error reoccurs before doing anything else, but we probably should press SGI or our memory vendor a little harder if it is still the case -as it used to be- that a significant number of the SGI machines get hard memory errors regularly (The old bilbo used to get them every 4-6 weeks).

We have spares on hand, and a maintenance contract which should provide a replacement in a case like this.

Ken, please talk to mikeh to get a replacement part and swap this one out for replacement. If we have further trouble after that we need to escalate. Regular failures as you describe hint at a design flaw to me. We certainly had this experience with the Challenge. It was a long time before they had a solid fix.

Tim

.

From: tom (Tom Laidig (tau))
Sent: Tuesday, February 21, 1995 3:56 PM
To: 'Tim B. Robinson'
Cc: 'lisar (Lisa Robinson)'; 'tau'
Subject: Re: creole tape

Tim B. Robinson writes:

tau wrote (on Tue Feb 21):

OK, the first error I encountered is when running

gmake -C proteus/verilog/libsrc everything

I get to where it's building some ikos thing, and it doesn't have proteus/ikos/project.cfg, because I haven't included proteus/ikos in the stuff I'm checking out. Is it OK to send proteus/ikos to the creoles? All of it, or part?

I think we should exclude this. There are files checked in there that come direct from IKOS and could well be considered proprietary.

Hmmm... I guess this means I need to do a build of everthing except iclib (is that right) in proteus/verilog/libsrc... right?

Also, last quarter we didn't send anything from mnemo, since it was just starting to exist. I guess we should change that for this tape. For reference, here's what we now do for the euterpe tree:

[snip]

Mnemo should be exactly the same structure except that under verilog we have 'src' not 'bsrc' (which I see you have already accounted for).

OK, lisar also mentioned that mnemo/verify/pci_examps should be excluded, since we bought them from someone.

Remind me why we are excludeing the compass directory. . .

We've been excluding all mobi layouts on the theory that that would provide too much information about the process.

--

—
—

.

From: woody (Jay Tomlinson)
Sent: Tuesday, February 21, 1995 5:46 PM
To: 'fwo (Fred Obermeier)'
Cc: 'fwo'; 'hopper'; 'tbr'
Subject: Re: Csyn Euterpe BOM 229 errors

Fred Obermeier wrote (on Tue Feb 21):
Jay,

As of bsrc/BOM 234, I don't see your fix to the OutputShortCheck problem on the xborff5df8s. Hopefully we'll see this fixed in the next BOM.

Thanks,
Fred.

Yes it was fixed in 234+. It has not yet been released.

jay

.

From: lisar (Lisa Robinson)
Sent: Tuesday, February 21, 1995 6:02 PM
To: 'billz'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Subject: BOM 234

Failure so far:

```
store_unique_0 (looks like X's) Failed
memtest_0 (looks like X's) Failed
gtlbmisseasy_0 Failed
dcacheeasy_0 (in fail loop) Failed
dcacheharder_0 (in fail loop) Failed
dcacheannoying_0 (in fail loop) Failed
brmisseasy_0 (in fail loop) Failed
brmisstest_0 (in fail loop) Failed
icachemiss_0 Failed
saaseasy_0 (in fail loop) Failed
scaseasy_0 (in fail loop) Failed
saastest_0 (in fail loop) Failed
scastest_0 Failed
```

Ran oks:

```
test10_0 Ran ok
load_0 Ran ok
ibuf_storeeasy_0 Ran ok
itag_storeeasy_0 Ran ok
dtag_storeeasy_0 Ran ok
ltlb_0 Ran ok
gtlb_0 Ran ok
gtlbaccess4_0 Ran ok
dcachenoalloc_0 Ran ok
icacheharder_0 Ran ok
icacheannoying_0 Ran ok
nbuseeasy_0 Ran ok
nbfulltest_0 Ran ok
nbhiprio_0 Ran ok
dram_load_0 Ran ok
dram_store_unique_0 Ran ok
bdownharder_0 Ran ok
synctest_0 Ran ok
sysproto1_1 Ran ok
sysproto2_1 Ran ok
cerbeasy_0 Ran ok
```

I am running (finally) memtest_0 in verilog now. The likedriverlog traces for these tests is in /s3/euterpe/verilog/bsrc/res/21295.8916/results on rhodan.

Jeff is taking a first pass look at the traces.

Lisa R.

.

From: tbr
Sent: Tuesday, February 21, 1995 11:13 PM
To: 'tom (Tom Laidig (tau))'
Cc: 'lisar (Lisa Robinson)'; 'tau'
Subject: Re: creole tape
Follow Up Flag: Follow up
Flag Status: Red

tau wrote (on Tue Feb 21):

Tim B. Robinson writes:

tau wrote (on Tue Feb 21):

OK, the first error I encountered is when running

`gmake -C proteus/verilog/libsrc everything`

I get to where it's building some ikos thing, and it doesn't have proteus/ikos/project.cfg, because I haven't included proteus/ikos in the stuff I'm checking out. Is it OK to send proteus/ikos to the creoles? All of it, or part?

I think we should exclude this. There are files checked in there that come direct from IKOS and could well be considered proprietary.

Hmmm... I guess this means I need to do a build of everthing except iclib (is that right) in proteus/verilog/libsrc... right?

iclib would be harmless, it is just a translation of our cells into the ikos netlist format. The stuff I'd be concerned about is all under proteus/ikos

Also, last quarter we didn't send anything from mnemo, since it was just starting to exist. I guess we should change that for this tape. For reference, here's what we now do for the euterpe tree:

[snip]

Mnemo should be exactly the same structure except that under verilog we have 'src' not 'bsrc' (which I see you have already accounted for).

OK, lisar also mentioned that mnemo/verify/pci_examps should be excluded, since we bought them from someone.

Yes, commercial stuff from Logic Modelling, Inc.

Remind me why we are excludeing the compass directory. . .

We've been excluding all mobi layouts on the theory that that would

provide too much information about the process.

Ah, yes, and I think that should still hold.

Tim

From: tbr (Tim B. Robinson)
Sent: Tuesday, February 21, 1995 11:52 PM
To: 'paulb (Paul Berry)'
Cc: 'pandora'
Subject: Hermes with Cronus

Paul Berry wrote (on Tue Feb 21):

Does the Hermes channel whose master is a Cronus rather than a Euterpe run at a proportionately slower speed? That is, are the statements about 1 GHz rates on the Hermes channel applicable only to Euterpe?

On euterpe, the max Hermes clock is one half the sofa clock, so a 1.08GHz euterpe has a 504MHz max Hermes clock which corresponds to a data rate of 1.08 GB/s in each direction since data is transferred on both edges of the Hermes clock.

The target speed for Cronus is 400MHz. If we only allowed a 200MHz Hermes clock the latency to the secondary cache in the Mnemosynes would be unacceptable (probably worst than a typical system's latency to DRAM), so we are going to change the design to fix the Hermes clock equal to the SOFA clock, ie nominally 400MHz. This gets us back to within 20% in both latency and bandwidth to what we had in Euterpe (at some cost in additional design work). We are fixing the rate (rather than allowing the flexible rations we have on Euterpe) to avoid the need for a second PLL in the system since we will not be integrating PLLs onto Cronus. (There will be a single PLL on the PCB to generate the 400MHz (ish) clock to the processor.)

(I copied Pandora since this seemed to be an item of general interest.)

Tim

.

From: tbr
Sent: Wednesday, February 22, 1995 12:20 AM
To: 'hopper (Mark Hofmann)'
Subject: CSM rules
Follow Up Flag: Follow up
Flag Status: Red

Mark Hofmann wrote (on Tue Feb 21):

Hi,

I've spoken with most of the CAD folk now, with Geert and Drew and Mike and Orlando. The consensus seems to be that it would be okay at worst and a good thing at best if we switch to integer design rules.

Can you give a short explanation? Are we doing floating point DRC's?

Tim

.

From: hopper (Mark Hofmann)
Sent: Wednesday, February 22, 1995 12:27 AM
To: 'Tim B. Robinson'
Subject: Re: CSM rules

Tim B. Robinson writes:

Mark Hofmann wrote (on Tue Feb 21):

Hi,

I've spoken with most of the CAD folk now, with Geert and Drew and Mike and Orlando. The consensus seems to be that it would be okay at worst and a good thing at best if we switch to integer design rules.

Can you give a short explanation? Are we doing floating point DRC's?

Actually no (except perhaps with Dracula). We were scaling the Vlsimm parts by 10 to avoid doing floating point checks. The .ly and .cif files were being stored as reals (actually in ascii). The difficulty is that all our previous process were integer and our tools were oriented this way. As we converted to being able to handle reals we noticed all kinds of little limitations. For instance Geert had problems regenerating the baseplate because M4 does not handle reals. It seemed like instead of constantly patching tools we should take the integer route here. The mask folks did not have a problem with this since they used such udr schemes (20 to the micron, for example for Mobi) for our past processes. They preferred 10 to the micron for CSM since it's easy to mentally move the decimal point and get the actual micron dimension.

-hopper

.

From: wampler (Kurt Wampler)
Sent: Wednesday, February 22, 1995 9:27 AM
To: 'tbr'
Subject: Re: M2 obs fixes

tbr writes:

>The .checkoutrc is never executed in a shapshot update because we
>bring out the BOM at the toplevel and run the top level Makefile.
>This must imply that something is missing from the top level Makefile.
>
>Is there a specific order wrt other things in the database that this
>make must be run, or can it be done in isolation any time?

I looked at proteus/Makefile, and indeed it seems to be missing a
make in proteus/clockbias. The only thing this make accomplishes is
the compilation of 3 "C" programs, so it should be done early -- it
would even be safe to put it first in the Makefile. It needs to be
done before euterpe/clockbias, mnemo/clockbias, or any other chip
clockbias makes are executed.

>OK, I'd like to fix the top level Makefile, then get a new BOM
>
>I see there have been edits to the gtlb to fix csyn problems,
>and edits to the PLL layouts. Does anyone see a reason not to pick
>these up?

There was a hwc mask update for pl_eus, and I also removed a "-f" switch
on the hwcroute invocation for gardswarts. It should be safe to pick up
these changes in the snapshot.

- Kurt

From: craig
Sent: Wednesday, February 22, 1995 10:24 AM
To: 'tbr'
Subject: Re: Hermes with Cronus

Given that Mnemosyne is operating at half the rate of its original target, I think it's also worth considering such a change in Mnemosyne itself. As to the rate flexibility on Cronus, it's worth considering a power-of-two rate control, which could also avoid a PLL - also the higher rate Hermes channel should be considered for a rev of Euterpe (such as the Cronus->MOBIMOS remap part).

Craig

.

From: dickson (Richard Dickson)
Sent: Wednesday, February 22, 1995 10:38 AM
To: 'tbr'
Subject: disc space

tim,

you mentioned last week that we might have some more disc capacity this week if i remember right. i've been trying to compile the mnemo design to add cerberus signames at the toplevel but i fear that i dont have enough disc space for both a euterpe tree and a mnemo tree. i cuurently am ussing over 900 M bytes in my home partition.

by the way what is dave user name i wanted to email him about the pci directory. my gmake sim run has problems when i gets to compiling taht directory for mnemo?

dickson

.

From: tbr
Sent: Wednesday, February 22, 1995 10:43 AM
To: 'hopper (Mark Hofmann)'
Subject: Re: CSM rules
Follow Up Flag: Follow up
Flag Status: Red

Mark Hofmann wrote (on Wed Feb 22):

Tim B. Robinson writes:

Mark Hofmann wrote (on Tue Feb 21):

Hi,

I've spoken with most of the CAD folk now, with Geert and Drew and Mike and Orlando. The consensus seems to be that it would be okay at worst and a good thing at best if we switch to integer design rules.

Can you give a short explanation? Are we doing floating point DRC's?

Actually no (except perhaps with Dracula). We were scaling the Vlsimm parts by 10 to avoid doing floating point checks. The .ly and .cif files were being stored as reals (actually in ascii). The difficulty is that all our previous process were integer and our tools were oriented this way. As we converted to being able to handle reals we noticed all kinds of little limitations. For instance Geert had problems regenerating the baseplate because M4 does not handle reals. It seemed like instead of constantly patching tools we should take the integer route here. The mask folks did not have a problem with this since they used such udr schemes (20 to the micron, for example for Mobi) for our past processes. They preferred 10 to the micron for CSM since it's easy to mentally move the decimal point and get the actual micron dimension.

Sounds good to me!

Tim

.

From: tbr
Sent: Wednesday, February 22, 1995 10:47 AM
To: 'wampler (Kurt Wampler)'
Subject: Re: M2 obs fixes
Follow Up Flag: Follow up
Flag Status: Red

Kurt Wampler wrote (on Wed Feb 22):

tbr writes:

>The .checkoutrc is never executed in a shapshot update because we
>bring out the BOM at the toplevel and run the top level Makefile.
>This must imply that something is missing from the top level Makefile.
>
>Is there a specific order wrt other things in the database that this
>make must be run, or can it be done in isolation any time?

I looked at proteus/Makefile, and indeed it seems to be missing a
make in proteus/clockbias. The only thing this make accomplishes is
the compilation of 3 "C" programs, so it should be done early -- it
would even be safe to put it first in the Makefile. It needs to be
done before euterpe/clockbias, mnemo/clockbias, or any other chip
clockbias makes are executed.

I'd already put it in, a little later in the Makefile, but everything
here gets made before any chip specific stuff, so that should be fine.

>OK, I'd like to fix the top level Makefile, then get a new BOM
>
>I see there have been edits to the gtlb to fix csyn problems,
>and edits to the PLL layouts. Does anyone see a reason not to pick
>these up?

There was a hwc mask update for pl_eus, and I also removed a "-f" switch
on the hwcroute invocation for gardswarts. It should be safe to pick up
these changes in the snapshot.

Thanks.

.

From: tbr
Sent: Wednesday, February 22, 1995 11:26 AM
To: 'dickson (Richard Dickson)'
Subject: disc space
Follow Up Flag: Follow up
Flag Status: Red

Richard Dickson wrote (on Wed Feb 22):

tim,

you mentioned last week that we might have some more disc capacity this week if i remember right. i've been trying to compile the mnemo design to add cerberus signames at the toplevel but i fear that i dont have enough disc space for both a euterpe tree and a mnemo tree. i cuurently am ussing over 900 M bytes in my home partition.

We are scheduled to get some space in today. We'll probably be taking staypuft and gamoora down today to add it.

by the way what is dave user name i wanted to email him about the pci directory. my gmake sim run has problems when i gets to compiling taht directory for mnemo?

dbulfer, however you may want to check with agc because he's working there too, more with the top level.

Tim

.

From: hopper (Mark Hofmann)
Sent: Wednesday, February 22, 1995 11:36 AM
To: 'hardheads'
Subject: 5pm disturbance: Exlax and Shiftpim

...have been updated.

Exlax now produces .flipx directives for even numbered dout buffers when they are placed side-by-side. This should reduce the metal 2 wire length during hook-up by Gards route. (It was noted that some Gards routes of Exlax arrays on Euterpe had a large number of short metal 2 stubs.)

Shiftpim has been updated to properly prefix ,flipXX directives when they are present in .pim files.

As usual, please let me know if I've broken anything.

-thanks,
hopper

From: dickson (Richard Dickson)
Sent: Wednesday, February 22, 1995 11:57 AM
To: 'geert'; 'hopper'; 'tbr'
Subject: ged2lvs problem

you'all

have you been having this problem ? i've had it since late last nite.

```
<lnk>#1 ERROR(145): Pin name does not exist
Drawing: "TLBXR74COL".SPICE.1.1
      No parameters
Body: "FLAG" (Path="25P")
Unfound pin: "VREF_0P250V"
```

```
Drawing: "TLBXRABLK".SPICE.1.1
      No parameters
Body: "TLBXR74COL" (Path="1P")
Pins of the body:
  "VRR"<2..0>
  "VII"
  "SAOUT_AD0PH"<73..0>
  "SAOUT_AND0PH"<73..0>
  "XORRD_A0PF"<73..0>
  "DAT_A0PF"<73..0>
  "WLXOR_AB0PM"<63..0>
  "VPPHI_VW"
  "VBBN_VW"
  "TAIL_VW"<9..0>
  "WE_AND0PH"<9..0>
  "WE_AD0PH"<9..0>
  "VREF_0P"
  "RWL_A2P375V"<63..0>
```

i was running gmake rich_euterpegards. i guess it was compiling the custom blocks ?

dickson

From: woody (Jay Tomlinson)
Sent: Wednesday, February 22, 1995 12:00 PM
To: 'dbulfer (David Bulfer)'
Cc: 'Tim B. Robinson'
Subject: Re: Pandora Cerberus addresses

David Bulfer wrote (on Wed Feb 22):

That does remind me though, that we need to redefine the Hermes pin out for Pandora and make the next Hestia PCB consistent. We need pairs to route to adjacent pins on the same side of the connector rather than opposite sides. How should I submit this change request? Gnats?

David

--

Is this what you had in mind? This pin assignment frees up a bunch of pins since the GND is 1:2 instead of 1:1.

jay

////////////////////////////////////

// Hermes Connector 0

```
p370_00004_0000 hconn ( {
    clk0n0_ABD0P700MV,    din0_ABD0P700MV[0],    // pin 80,79
    clk0n0_ABND0P700MV,    din0_ABND0P700MV[0],
    GND, GND,
    din0_ABD0P700MV[1],    din0_ABD0P700MV[2],
    din0_ABND0P700MV[1],    din0_ABND0P700MV[2],
    GND, GND,                // pin 70,69
    din0_ABD0P700MV[3],    din0_ABD0P700MV[4],
    din0_ABND0P700MV[3],    din0_ABND0P700MV[5],
    GND, GND,
    din0_ABD0P700MV[5],    din0_ABD0P700MV[6],
    din0_ABND0P700MV[5],    din0_ABND0P700MV[6],    //pin 60,59
    GND, GND,
    din0_ABD0P700MV[7],    dout0_ABD0P700MV[7],
    din0_ABND0P700MV[7],    dout0_ABND0P700MV[7],
    GND, GND,
    dout0_ABD0P700MV[6],    dout0_ABD0P700MV[5],    //pin 50,49
    dout0_ABND0P700MV[6],    dout0_ABND0P700MV[5],
    GND, GND,
    dout0_ABD0P700MV[4],    dout0_ABD0P700MV[3],
    dout0_ABND0P700MV[4],    dout0_ABND0P700MV[3],
    GND, GND,                //pin 40,39
    dout0_ABD0P700MV[2],    dout0_ABD0P700MV[1],
    dout0_ABND0P700MV[2],    dout0_ABND0P700MV[1],
    GND, GND,
    dout0_ABD0P700MV[0],    clkout0_ABD0P700MV,
    dout0_ABND0P700MV[0],    clkout0_ABND0P700MV,    //pin 30,29
    GND, GND,
    clk54m_ABD0P700MV,    NChcconn25,
    clk54m_ABND0P700MV,    NChcconn23,
    GND, GND,
    NChcconn20,            NChcconn19,            //pin 20,19
}
```

```

NChcconn18,      NChcconn17,
NChcconn16,      NChcconn15,
NChcconn14,      NChcconn13,
NChcconn12,      NChcconn11,
NChcconn10,      NChcconn9,      //pin 10, 9
NChcconn8,      NChcconn7,
NChcconn6,      NChcconn5,

NChcconn4, // SN3: For bring-up, to be able to force euterpe to boot from cerberus
GND,
sc_am, sd_bm,      //pin 3,2
// pin 1
GND      //>>> *** reserved for expansion box power control ***
} );

```

From: hchu (Herman Chu)
Sent: Wednesday, February 22, 1995 12:09 PM
To: 'geert'; 'tbr'; 'bill'; 'noel'; 'trancy'; 'dbulfer'; 'tbe'
Cc: 'hchu'; 'pandora'; 'al'
Subject: Cronus 150watt Tab Frame

Based upon previous test results of the Eu/Ca Tab frame and a detail computer modelling results, the current Tab frame design will not survive thermally for the 150 watt Cronus device for the environmental specifications that it has to meet.

Possible solutions:

1. Fatter traces coupled with more even power distribution over the entire Tab frame.
2. Implementation of thermal conduction path from the Tab frame to heat sink base and may be to the PCB also.

Please let me know if electrically these options can be implemented.

Herman

----- Begin Included Message -----

>From hchu Thu Sep 22 11:18:50 1994
Date: Thu, 22 Sep 94 11:18:47 PDT
From: hchu (Herman Chu)
To: noel, trancy
Subject: TAB Lead Steady-state Thermal Testing/Analysis
Cc: hchu, hestia, euterpe
Content-Length: 2187

I have performed testing on the TAB leads in an isolated bare TAB frame, that is no die/ST, no PCB, and no heat sink attached. I tried to measure temperature as close to the powered leads as possible while minimizing the disturbance to the overall thermal characteristics of the TAB frame (The Uncertainty Principle). The current thermal and electrical test equipments that we have are not adequate for precise measurements for this level of packaging test, nonetheless, with the limited time that I have for testing and evaluation, the results provided me with valuable ball park estimates of the thermal performance of the leads under intended operating environment.

The lead temperature was not measured directly, therefore the lead temperature results presented below are based upon test results and analytical extrapolations.

2 cases were tested. The first case was tested with only 1 lead powered on, and in the seconde case 5 leads were powered on.

Results:

The estimated lead temperatures are presented in the following table:

Test Case	1- Single Lead	2- 5 Leads
T surrounding	50 deg C	50 deg C

Current/Lead	0.33 Amp	0.33 Amp
Estimated Lead Temperature	59 deg C	76 deg C

Discussions:

1. Temperatures were measured at other locations that were placed gradually away from the powered leads. Based upon those results, it was clear that the polyimide will not provide efficient thermal spreading if a lot of powered leads will be concentrated together.
2. There was a significant lead temperature difference (17 deg C) between a single lead powered on case and 5 leads powered on case. There are two corner sections in the latest Eu TAB frame layout that in each have 32 power leads congregated together right next to each other. This might be a potential thermal problem.
3. I performed the test applying a range of current through the leads. If anyone is interested in that data please let me know.

Please let me know if you guys need clarification on my test setup and assumptions.

Herman

----- End Included Message -----

From: craig
Sent: Wednesday, February 22, 1995 12:10 PM
To: 'bill dbulfer geert hchu noel tbe tbr trancy'
Cc: 'al pandora'
Subject: Re: Cronus 150watt Tab Frame

It should be clear that Cronus needs a different tab frame than Euterpe, as it has a different die size (and perhaps a different pin-out).

Craig

From: dbulfer (David Bulfer)
Sent: Wednesday, February 22, 1995 12:22 PM
To: 'Jay Tomlinson'
Cc: 'tbr (Tim B. Robinson)'; 'ras (Bob Sutherland)'; 'dBulfer (David Bulfer)'; 'pandora'; 'hestia'
Subject: Re: Pandora Cerberus addresses

I think that this is a more appropriate pin out for the Hermes connector. Especially with the straddle mount version that we need for Pandora, it should give improved common mode rejection with easier routing. I suggest that we adopt it for Pandora and Hestia?

Comments?

David

P.S. You might also note that it frees up a bunch of pins -- we have one ground for each pair rather than one per wire. (Since we are differential, there should be zero current in the shield pins.) We can use four of these pins for module addressing.

```
>
> Is this what you had in mind? This pin assignment frees up a bunch of
pins sinc
> the GND is 1:2 instead of 1:1.
> jay
>
////////////////////////////////////
/////
> // Hermes Connector 0
> p370_00004_0000 hcconn ( {
>     clkkin0_ABD0P700MV,      din0_ABD0P700MV[0],      // pin
80,79
>     clkkin0_ABND0P700MV,      din0_ABND0P700MV[0],
>     GND, GND,
>     din0_ABD0P700MV[1],      din0_ABD0P700MV[2],
>     din0_ABND0P700MV[1],      din0_ABND0P700MV[2],
>     GND, GND,                // pin
70,69
>     din0_ABD0P700MV[3],      din0_ABD0P700MV[4],
>     din0_ABND0P700MV[3],      din0_ABND0P700MV[5],
>     GND, GND,
>     din0_ABD0P700MV[5],      din0_ABD0P700MV[6],
>     din0_ABND0P700MV[5],      din0_ABND0P700MV[6],      //pin
60,59
>     GND, GND,
>     din0_ABD0P700MV[7],      dout0_ABD0P700MV[7],
>     din0_ABND0P700MV[7],      dout0_ABND0P700MV[7],
>     GND, GND,
>     dout0_ABD0P700MV[6],      dout0_ABD0P700MV[5],      //pin
50,49
>     dout0_ABND0P700MV[6],      dout0_ABND0P700MV[5],
>     GND, GND,
>     dout0_ABD0P700MV[4],      dout0_ABD0P700MV[3],
>     dout0_ABND0P700MV[4],      dout0_ABND0P700MV[3],
>     GND, GND,                //pin
40,39
>     dout0_ABD0P700MV[2],      dout0_ABD0P700MV[1],
>     dout0_ABND0P700MV[2],      dout0_ABND0P700MV[1],
>     GND, GND,
>     dout0_ABD0P700MV[0],      clkout0_ABD0P700MV,
>     dout0_ABND0P700MV[0],      clkout0_ABND0P700MV,      //pin
30,29
>     GND, GND,
>     clk54m_ABD0P700MV,      NChcconn25,
>     clk54m_ABND0P700MV,      NChcconn23,
>     GND, GND,
```

```

> NChcconn20, NChcconn19, //pin
20,19
> NChcconn18, NChcconn17,
> NChcconn16, NChcconn15,
> NChcconn14, NChcconn13,
> NChcconn12, NChcconn11,
> NChcconn10, NChcconn9, //pin 10,
9
> NChcconn8, NChcconn7,
> NChcconn6, NChcconn5,
>
> NChcconn4, // SN3: For bring-up, to be able to force
euterpe to boot from cerberus
> GND,
> sc_am, sd_bm, //pin 3,2
> // pin 1
> GND // >>> *** reserved for expansion box
power control ***
> } );
>
>
--

```

From: Buffalo Chip [chip@rhea]
Sent: Wednesday, February 22, 1995 12:26 PM
To: 'geert@rhea'
Subject: pager log message

page from chip to geert:

Release euterpe/verilog/bsrc/sr BOM 53.0 initiated by dickson completed @ Wed Feb 22
10:25:10 PST 1995 with exit status 1.. chip

lock read: File exists

From: dickson (Richard Dickson)
Sent: Wednesday, February 22, 1995 12:43 PM
To: 'geert'; 'hopper'; 'tbr'
Subject: releasebom problems

you'all

i was releasebom'ing my latest placement changes to sr and got this

Requires a minimum license of xgplace1_3 or gards1_3 .

Applicable licenses available at your installation :

gardsconfig_3

Checked out one user token of a gardsconfig_3 license.

Xlib: connection to "clio:0.0" refused by server

Xlib: Client is not authorized to connect to Server

Test: Error in opening display = clio:0.0 GARDS GPLACE 7.126 -- General Placer Copyright

(c) 1995 SILVAR-LISCO. All rights reserved.

Design: sr-pass1 Started at: 95/02/22 10:22:40

GPLACE Version 7.1.26 of September 9, 1994

No component hierarchy found; select by hierarchy disabled.

Loading components...

Loading nets...

Loading logical types...

Processing physical types...

Loading cell_types...

Creating net-comp xref table...

gmake[2]: *** [gards/sr-pass1.nof] Error 1

gmake[2]: Leaving directory

~/N/auspex/root/s10/chip/euterpe/verilog/bsrc/sr'

gmake[1]: *** [sr-base.short.nets] Error 1

gmake[1]: Leaving directory

~/N/auspex/root/s10/chip/euterpe/verilog/bsrc/sr'

gmake: *** [srgards] Error 1

has this been bothering anyone else ???

dickson

From: craig (Craig Hansen)
Sent: Wednesday, February 22, 1995 1:10 PM
To: 'bill'; 'dbulfer'; 'geert'; 'hchu'; 'noel'; 'tbe'; 'tbr'; 'trancy'
Cc: 'al'; 'pandora'
Subject: Re: Cronus 150watt Tab Frame

It should be clear that Cronus needs a different tab frame than Euterpe, as it has a different die size (and perhaps a different pin-out).

Craig

From: tbr
Sent: Wednesday, February 22, 1995 1:56 PM
To: 'dickson (Richard Dickson)'
Cc: 'geert'; 'hopper'
Subject: ged2lvs problem
Follow Up Flag: Follow up
Flag Status: Red

Richard Dickson wrote (on Wed Feb 22):

you'all

have you been having this problem ? i've had it since late last nite.

<lnk>#1 ERROR(145): Pin name does not exist
Drawing: "TLBXR74COL".SPICE.1.1
No parameters
Body: "FLAG" (Path="25P")
Unfound pin: "VREF_0P250V"

Drawing: "TLBXRABLK".SPICE.1.1
No parameters
Body: "TLBXR74COL" (Path="1P")
Pins of the body:
"VRR"<2..0>
"VII"
"SAOUT_AD0PH"<73..0>
"SAOUT_AND0PH"<73..0>
"XORRD_A0PF"<73..0>
"DAT_A0PF"<73..0>
"WLXOR_AB0PM"<63..0>
"VPPHI_VW"
"VBBN_VW"
"TAIL_VW"<9..0>
"WE_AND0PH"<9..0>
"WE_AD0PH"<9..0>
"VREF_0P"
"RWL_A2P375V"<63..0>

i was running gmake rich_euterpegards. i guess it was compiling the custom blocks ?

Which proteus are you using? There have been some edits to fix csyn things which have not been propagated to the snapshot yet.

Tim

.

From: dickson (Richard Dickson)
Sent: Wednesday, February 22, 1995 1:57 PM
To: 'tbr'
Subject: proteus

tim,

i'm still pointing at /u/chip/euterpe/proteus

dickson

.

From: tbr
Sent: Wednesday, February 22, 1995 2:03 PM
To: 'dickson (Richard Dickson)'
Cc: 'geert'; 'tom'; 'hopper'
Subject: releasebom problems
Follow Up Flag: Follow up
Flag Status: Red

Richard Dickson wrote (on Wed Feb 22):

you'all

i was releasebom'ing my latest placement changes to sr
and got this

Requires a minimum license of xgplace1_3 or gards1_3 .
Applicable licenses available at your installation :
 gardsconfig_3
Checked out one user token of a gardsconfig_3 license.

Xlib: connection to "clio:0.0" refused by server
Xlib: Client is not authorized to connect to Server
Test: Error in opening display = clio:0.0
GARDS GPLACE 7.126 -- General Placer
Copyright (c) 1995 SILVAR-LISCO. All rights reserved.
Design: sr-pass1 Started at: 95/02/22 10:22:40

GPLACE Version 7.1.26 of September 9, 1994

No component hierarchy found; select by hierarchy disabled.
Loading components...
Loading nets...
Loading logical types...
Processing physical types...
Loading cell_types...
Creating net-comp xref table...
gmake[2]: *** [gards/sr-pass1.nof] Error 1
gmake[2]: Leaving directory `/N/auspex/root/s10/chip/euterpe/verilog/bsrc/sr'
gmake[1]: *** [sr-base.short.nets] Error 1
gmake[1]: Leaving directory `/N/auspex/root/s10/chip/euterpe/verilog/bsrc/sr'
gmake: *** [srgards] Error 1

has this been bothering anyone else ???

I guess it should have been bothering tom. I'll check if his machine
is alive.

Tim

From: tbr (Tim B. Robinson)
Sent: Wednesday, February 22, 1995 2:03 PM
To: 'dickson (Richard Dickson)'
Cc: 'geert'; 'tom'; 'hopper'
Subject: releasebom problems

Richard Dickson wrote (on Wed Feb 22):

you'all

i was releasebom'ing my latest placement changes to sr
and got this

Requires a minimum license of xgplacel_3 or gardsl_3 .
Applicable licenses available at your installation :
 gardsconfig_3
Checked out one user token of a gardsconfig_3 license.

Xlib: connection to "clio:0.0" refused by server
Xlib: Client is not authorized to connect to Server
Test: Error in opening display = clio:0.0
GARDS GPLACE 7.126 -- General Placer
Copyright (c) 1995 SILVAR-LISCO. All rights reserved.
Design: sr-pass1 Started at: 95/02/22 10:22:40

GPLACE Version 7.1.26 of September 9, 1994

No component hierarchy found; select by hierarchy disabled.
Loading components...
Loading nets...
Loading logical types...
Processing physical types...
Loading cell_types...
Creating net-comp xref table...
gmake[2]: *** [gards/sr-pass1.nof] Error 1
gmake[2]: Leaving directory
~/N/auspex/root/sl0/chip/euterpe/verilog/bsrc/sr'
gmake[1]: *** [sr-base.short.nets] Error 1
gmake[1]: Leaving directory
~/N/auspex/root/sl0/chip/euterpe/verilog/bsrc/sr'
gmake: *** [srgards] Error 1

has this been bothering anyone else ???

I guess it should have been bothering tom. I'll check if his machine is alive.

Tim

.

From: tbr
Sent: Wednesday, February 22, 1995 2:13 PM
To: 'dickson (Richard Dickson)'
Subject: proteus
Follow Up Flag: Follow up
Flag Status: Red

Richard Dickson wrote (on Wed Feb 22):

tim,

i'm still pointing at /u/chip/euterpe/proteus

Change to using the snapshot.

/n/auspex/s41/euterpe-snapshot/euterpe/proteus

From: Buffalo Chip [chip@rhea]
Sent: Wednesday, February 22, 1995 2:19 PM
To: 'geert@rhea'
Subject: pager log message

page from chip to geert:

Release euterpe/verilog/bsrc/sr BOM 54.0 initiated by dickson completed @ Wed Feb 22
12:16:37 PST 1995 with exit status 0.. chip

From: Buffalo Chip [chip@rhea]
Sent: Wednesday, February 22, 1995 2:58 PM
To: 'geert@rhea'
Subject: pager log message

page from chip to geert:

Release euterpe/verilog/bsrc/cc BOM 64.0 initiated by dickson completed @ Wed Feb 22
12:56:25 PST 1995 with exit status 0.. chip

lock read: File exists

From: dickson (Richard Dickson)
Sent: Wednesday, February 22, 1995 3:05 PM
To: 'geert'; 'hopper'; 'tbr'
Subject: releasebom cc

you'all

my luck seems to be bad this morning ...

```
HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/eute
rpe/tools/s1/license/license.dat DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT
=/n/auspex/s10/chip/euterpe /n/auspex/s10/chip/euterpe/tools/s1/bin/invoke
gplac
e cc-pass1 -listing cc-pass1.gplace.lis -cmdin cc-pass1.gplace.nic -colorin cc-p
ass1.gplace.mobi234 -inbat 1
```

Requires a minimum license of xgplacel_3 or gardsl_3 .

Applicable licenses available at your installation :

gardsconfig_3

Checked out one user token of a gardsconfig_3 license.

XIO: fatal IO error 32 (Broken pipe) on X server "(null)"

after 0 requests (0 known processed) with 0 events remaining.

The connection was probably broken by a server shutdown or KillClient.

GARDS GPLACE 7.126 -- General Placer

Copyright (c) 1995 SILVAR-LISCO. All rights reserved.

Design: cc-pass1 Started at: 95/02/22 12:52:20

GPLACE Version 7.1.26 of September 9, 1994

No component hierarchy found; select by hierarchy disabled.

Loading components...

Loading nets...

Loading logical types...

Processing physical types...

Loading cell_types...

Creating net-comp xref table...

gmake[2]: *** [gards/cc-pass1.nof] Error 1

gmake[2]: Leaving directory

~/N/auspex/root/s10/chip/euterpe/verilog/bsrc/cc'

gmake[1]: *** [cc-base.short.nets] Error 1

gmake[1]: Leaving directory

~/N/auspex/root/s10/chip/euterpe/verilog/bsrc/cc'

gmake: *** [ccgards] Error 1

is this because staypuft just went down ???

dickson

.

From: tbr
Sent: Wednesday, February 22, 1995 3:55 PM
To: 'dickson (Richard Dickson)'
Cc: 'geert'; 'hopper'
Subject: releasebom cc
Follow Up Flag: Follow up
Flag Status: Red

Richard Dickson wrote (on Wed Feb 22):

you'all

my luck seems to be bad this morning ...

```
HOME=/n/auspex/s10/chip/euterpe/tools LM_LICENSE_FILE=/n/auspex/s10/chip/euterpe/tools/sl/license/license.dat DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s10/chip/euterpe /n/auspex/s10/chip/euterpe/tools/sl/bin/invoke gplace cc-pass1 -listing cc-pass1.gplace.lis -cmdin cc-pass1.gplace.nic -colorin cc-pass1.gplace.mobi234 -inbat 1
```

Requires a minimum license of xgplace1_3 or gards1_3 .

Applicable licenses available at your installation :

gardsconfig_3

Checked out one user token of a gardsconfig_3 license.

XIO: fatal IO error 32 (Broken pipe) on X server "(null)"
after 0 requests (0 known processed) with 0 events remaining.

The connection was probably broken by a server shutdown or KillClient.

GARDS GPLACE 7.126 -- General Placer

Copyright (c) 1995 SILVAR-LISCO. All rights reserved.

Design: cc-pass1 Started at: 95/02/22 12:52:20

GPLACE Version 7.1.26 of September 9, 1994

No component hierarchy found; select by hierarchy disabled.

Loading components...

Loading nets...

Loading logical types...

Processing physical types...

Loading cell_types...

Creating net-comp xref table...

gmake[2]: *** [gards/cc-pass1.nof] Error 1

gmake[2]: Leaving directory `/N/auspex/root/s10/chip/euterpe/verilog/bsrc/cc'

gmake[1]: *** [cc-base.short.nets] Error 1

gmake[1]: Leaving directory `/N/auspex/root/s10/chip/euterpe/verilog/bsrc/cc'

gmake: *** [ccgards] Error 1

is this because staypuft just went down ???

staypuft is still up, so it's not that. This looks like a problem with clio again.

Be aware that the disks are in and both staypuft and gamorra will be going down shortly

Tim

From: tbr (Tim B. Robinson)
Sent: Wednesday, February 22, 1995 3:55 PM
To: 'dickson (Richard Dickson)'
Cc: 'geert'; 'hopper'
Subject: releasebom cc

Richard Dickson wrote (on Wed Feb 22):

you'all

my luck seems to be bad this morning ...

```
HOME=/n/auspex/s10/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s10/chip/eute
rpe/tools/sl/license/license.dat DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT
=/n/auspex/s10/chip/euterpe
/n/auspex/s10/chip/euterpe/tools/sl/bin/invoke gplac
e cc-pass1 -listing cc-pass1.gplace.lis -cmdin cc-pass1.gplace.nic -colorin cc-p
ass1.gplace.mobi234 -inbat 1
```

Requires a minimum license of xgplace1_3 or gards1_3 .

Applicable licenses available at your installation :

gardsconfig_3

Checked out one user token of a gardsconfig_3 license.

XIO: fatal IO error 32 (Broken pipe) on X server "(null)"

after 0 requests (0 known processed) with 0 events remaining.

The connection was probably broken by a server shutdown or KillClient.

GARDS GPLACE 7.126 -- General Placer

Copyright (c) 1995 SILVAR-LISCO. All rights reserved.

Design: cc-pass1 Started at: 95/02/22 12:52:20

GPLACE Version 7.1.26 of September 9, 1994

No component hierarchy found; select by hierarchy disabled.

Loading components...

Loading nets...

Loading logical types...

Processing physical types...

Loading cell_types...

Creating net-comp xref table...

gmake[2]: *** [gards/cc-pass1.nof] Error 1

gmake[2]: Leaving directory

~/N/auspex/root/s10/chip/euterpe/verilog/bsrc/cc'

gmake[1]: *** [cc-base.short.nets] Error 1

gmake[1]: Leaving directory

~/N/auspex/root/s10/chip/euterpe/verilog/bsrc/cc'

gmake: *** [ccgards] Error 1

is this because staypuft just went down ???

staypuft is still up, so it's not that. This looks like a problem with clio again.

Be aware that the disks are in and both staypuft and gamorra will be going down shortly

Tim

From: tom (Tom Laidig (tau))
Sent: Wednesday, February 22, 1995 5:22 PM
To: 'Mark Hofmann'
Cc: 'hardheads'; 'tau'
Subject: Re: IMMINENT DECISION: CSM Design rule units

Mark Hofmann writes:

IMMINENT DECISION: CSM Design rule units

The CSM design rules are expressed in microns, with tenth micron accuracy. Originally, design flows were set up to run with these native tenth micron rules. However, a number of tools and preprocessors (like M4) do not handle real numbers well or at all. There is some worry that designs done in real units may get corrupted in translation to integer units.

For these reasons it has been proposed that 1 micron in the CSM rules map to 10 DBUs (database units). This allows for integer-only arithmetic,

precludes the chance of truncation errors, and is similar to the mapping already done for both the Roller's and MOBI processes.

The CAD group will re-map all existing CSM layouts to these units.

This decision will become final on 27 Feb 95.

Due to the changeover to the Gregorian calendar, today has been declared to be the 27th of February.

OK, actually, we decided we just couldn't wait that long, and we believe we've already polled enough relevant people to be able to make the change.

Sometime after 10pm tonight, I will process all cells in mdunit/atlas/compass/layouts to scale them to the new coordinate system. I will also modify technology/csm/compass/vlsi.boo to adjust its snapping grid, and modify technology/csm/hspice/models to set the appropriate lvs scale factor.

Layout folks should try to check in all important layouts before leaving tonight, and exit from compass. Tomorrow morning, everything should be ready, even when Mikey comes in.

I believe Dave has a new DRC flow prepared for the modified scaling, which he should be able to install pretty soon.

Are we having fun yet?

--

^

From: tbr
Sent: Wednesday, February 22, 1995 9:03 PM
To: 'gmo'
Cc: 'pandora@news'
Follow Up Flag: Follow up
Flag Status: Red

Guillermo A. Loyola wrote (on Tue Feb 21):

I think we are mixing several different discussions here which don't necessarily belong together.

First question is how to connect a ROM to Cerberus, which in an implementation of Terpsichore without an onboard ROM interface is of paramount importance; in an MPP application is quite important so you can share the ROM; but for Euterpe in Hestia or Pandora is a lot less interesting.

The more interesting question is How do we debug a Hestia-like box using Pandora? I would say that the *minimum requirements* are 1. To be able to reset Hestia **without** having to reset Pandora at the same time, and 2. To be able to read and write Cerberus registers in Hestia's devices from Pandora. Although not a "minimum" requirement, we have been assuming that we will have (at least in the pre-Pandora cross-development environment) 3. A promiscuous-master-slave interface that allows us to snoop on all Cerberus transactions and also to respond to any unused Cerberus address.

A direct connection between Pandora's Cerberus bus and Hestia's Cerberus bus allows us to do #2 above, but not #1 and certainly not #3; so it is only mildly interesting.

I disagree on this one, and Craig has already pointed out that the provision of both logic clear and circuit reset bits in octlet 6 of all Cerberus devices is designed to allow any set of devices to be reset independent of any others. It should therefore be quite possible to reset Hestia independent of Pandora in a single Cerberus configuration.

What Dave had talked about a couple of weeks ago sounded to me like a plan to implement an interface that would give us all 3 directly in Mnemo, which is fine by me, but only if it is easy to do with a minimal impact on Mnemo's schedule; and it certainly does not require Mnemo to have a ROM interface.

Since then, Craig pointed out that besides being able to read and write the Hestia registers from pandora, the main function we would want is to be able to emulate the boot rom. Now, while we can't access the whole Pandora boot rom via the Cerberus space (because the Cerberus address space of a single device is limited to 16 bits) we can get to a large chunk of it, presumably enough to be able to emulate the Hestia boot. We have not gone back to add a full master interface on Mnemo. That would add considerable complexity, and area and some additional power.

Now, given an ISA board implementing all 3 capabilities, and the fact that

Pandora will have ISA slots, I don't think we need anything else. But we
do need to get such a board designed and built!

Agreed, and such a board would be equally usable in a PC environment as in pandora. If supporting PCs as development platforms becomes a mainstream activity, we may also want to consider integrating the same (assumed FPGA) component as would be needed on the ISA card into a version of the Mnemo PCI card, this making a single card serve both purposes.

David has an action to worry about this board along with the bringup crew.

Quite aside from the question of using Pandora, I'd like a clarification on Tim's statement: " [the Cerberus address] in the Hestia to be non-zero (we have pin on the expansion connector to force that)". I thought that at least on the current Hestia PCB this was accomplished with a jumper inside the box, not with a pin accessible to the outside; Which is it?

It's a pin on the expansion connector. When not driven there is a resistor inside the box which defines the level (0). When driven to 1 on the connector the Euterpe address becomes 8.

From: tbr (Tim B. Robinson)
Sent: Wednesday, February 22, 1995 9:03 PM
To: 'gmo'
Cc: 'pandora@news'

Guillermo A. Loyola wrote (on Tue Feb 21):

I think we are mixing several different discussions here which don't necessarily belong together.

First question is how to connect a ROM to Cerberus, which in an implementation of Terpsichore without an onboard ROM interface is of paramount importance; in an MPP application is quite important so you can share the ROM; but for Euterpe in Hestia or Pandora is a lot less interesting.

The more interesting question is How do we debug a Hestia-like box using Pandora? I would say that the minimum requirements are 1. To be able to reset Hestia *without* having to reset Pandora at the same time, and 2. To be able to read and write Cerberus registers in Hestia's devices from Pandora.

Although

not a "minimum" requirement, we have been assuming that we will have (at least in the pre-Pandora cross-development environment) 3. A promiscuous-master-slave interface that allows us to snoop on all Cerberus transactions and also to respond to any unused Cerberus address.

A direct connection between Pandora's Cerberus bus and Hestia's Cerberus bus allows us to do #2 above, but not #1 and certainly not #3; so it is only mildly insteresting.

I disagree on this one, and Craig has already pointed out that the provision of both logic clear and circuit reset bits in octlet 6 of all Cerberus devices is designed to allow any set of devices to be reset independent of any others. It should therefore be quite possible to reset Hestia independent of Pandora in a single Cerberus configuration.

What Dave had talked about a couple of weeks ago sounded to me like a plan to implement an interface that would give us all 3 directly in Mnemo, which is fine by me, but only if it is easy to do with a minumal impact on Mnemo's schedule; and it certainly does not require Mnemo to have a ROM interface.

Since then, Craig pointed out that besides being able to read and write the Hestia registers from pandora, the main function we would want is to be able to emulate the boot rom. Now, while we can't access the whole Pandora boot rom via the Cerberus space (because the Cerberus address space of a single device is limited to 16 bits) we can get to a large chunk of it, presumably enough to be able to emulate the Hestia boot. We have not gone back to add a full master interface on Mnemo. That would add considerable complexity, and area and some additional power.

Now, given an ISA board implementing all 3 capabilities, and the fact that Pandora will have ISA slots, I don't think we need anything else. But we *do* need to get such a board designed and built!

Agreed, and such a board would be equally usable in a PC environment as in pandora. If supporting PCs as development platforms becaomes a mainstream activity, we may also want to consider integrating the same (assumed FPGA) component as would be needed on the ISA card into a version of the Mnemo PCI card, this making a single card serve both purposes.

David has an action to worry about this board along with the bringup crew.

Quite aside from the question of using Pandora, I'd like a clarification on Tim's statement: " [the Cerberus address] in the Hestia to be non-zero (we have pin on the expansion connector to force that)". I thought that at least on the current Hestia PCB this was accomplished with a jumper inside

the box, not with a pin accessible to the outside; Which is it?

It's a pin on the expansion connector. When not driven there is a resistor inside the box which defines the level (0). When driven to 1 on the connector the Euterpe address becomes 8.

From: tbr (Tim B. Robinson)
Sent: Wednesday, February 22, 1995 10:01 PM
To: 'graham'
Cc: 'geert'; 'rich'
Subject: Mnemo PLL

We overlooked a requirement for the Mnemo PLL, dictated by the need to be able to run Mnemo at minimum power setting (and hence at slow clock speeds) when operating as a PCI bridge. We need this mode to allow us to be able to build a PC add in card to connect to a Hermes channel where the power dissipation possible in the PC will be limited.

I have been discussing this with rich, and he thinks it's fairly straight forward to correct (though will take about a week of work) with changes in just the SOFA logic associated with the PLL. By adding an optional divide by 2 stage in the loop we expect to be able to run the SOFA clock down to 324 MHz (which the Hermes channel at 162MHz) which corresponds to the minimum rate at which we can run the channel on Euterpe.

Let me know if scheduling in this extra work is a problem. Sorry for the oversight.

Tim

.

From: dickson (Richard Dickson)
Sent: Thursday, February 23, 1995 12:57 AM
To: 'tbr'
Subject: cc

tim,

theres the /u/chip/euterpe/verilog/bsrc/cc/gards/makerrs

how's about i 'date > clean-request' and cvs ci it.
then fire off a new releasebom. i fear that the dff file is bad
with all this starting and stopping. i always start a job from
a clean state because it always raised the probability of the
job finishing properly.

dickson

.

From: tbr
Sent: Thursday, February 23, 1995 1:00 AM
To: 'dickson (Richard Dickson)'
Subject: cc
Follow Up Flag: Follow up
Flag Status: Red

Richard Dickson wrote (on Wed Feb 22):

tim,

theres the /u/chip/euterpe/verilog/bsrc/cc/gards/makerrs

how's about i 'date > clean-request' and cvs ci it.
then fire off a new releasebom. i fear that the dff file is bad
with all this starting and stopping. i always start a job from
a clean state because it always raised the probability of the
job finishing properly.

Yes, there is a corrupt .dff file. I suggest a clean start.
The best way to update the clean-request is to do

gmake forceclean

which actually just appends the date (so there is a record of all the
clean builds). The check it in and release again. (This time you
should not need the -F becaus a file will have changed.)

Tim

From: dickson (Richard Dickson)
Sent: Thursday, February 23, 1995 1:11 AM
To: 'tbr'
Subject: cc stumped

tim,

ok i did the cvs ci of a new clean-request file followed
by a releasebom and i appears to fail just as the -F run previously.
i'm puzzled about the page i got look at this ...

Date: Wed, 22 Feb 1995 23:06:21 -0800
From: chip@rhea (Buffalo Chip)
Message-Id: <199502230706.XAA10159@rhea.microunity.com>
Subject: pager log message
X-sent-by: pager daemon
Apparently-To: <dickson@rhea>
Status: R

page from chip to dickson:
Release euterpe/verilog/bsrc/cc BOM 66.0 initiated by dickson completed @ Wed Fe
b 22 23:05:18 PST 1995 with exit status 0.. chip

at face value it looks as though it successfully finished but in
makerrrs it failed the gards directories weren't deleted as a
result of clean-request check in ???

dickson

From: Kleanthes Koniaris [kgk@hades]
Sent: Thursday, February 23, 1995 2:01 AM
To: 'geert@hades'
Subject: A dumb question?

Dear Geert:

I am playing in the directory /u/chip/euterpe/verilog/bsrc/mst/.

I am looking at the file mst.v. For example, please consider the line:

```
ff_1 in01 (phi_a2p,phi_b2p,ESmusigna,ESmusigna_n,emusigna,emusigna_n);
```

This means (if I understand) that symbol in01 is an instance of a Verilog module of "type" ff_1, and that in01 is made connected to the ten arguments provided inside the argument list.

To see how many modules exist, I said

```
egrep module *.v
```

but only came up with the following list:

- module msacc16 is defined in file "msacc16.v"
- module msadf32 is defined in file "msadf32.v"
- module msbooth is defined in file "msbooth.v"
- module mscsadd16a is defined in file "mscsadd16a.v"
- module mscsadd16b is defined in file "mscsadd16b.v"
- module mscsadd16e is defined in file "mscsadd16e.v"
- module mshotc is defined in file "mshotc.v"
- module mshotca is defined in file "mshotca.v"
- module msin16a is defined in file "msin16a.v"
- module msin16b is defined in file "msin16b.v"
- module msrcl16 is defined in file "msrcl16.v"
- module msrcl16a is defined in file "msrcl16a.v"
- module msrcl16b is defined in file "msrcl16b.v"
- module mst is defined in file "mst.v"

So, where is module ff_1 defined? I looked inside the Makefile and still couldn't figure it out. (I assumed that the ff_1 module isn't a Verilog "builtin," but I forgot my Verilog text at work and cannot check right now.)

---Kleanthes

Kleanthes Koniaris, MicroUnity Systems Engineering, 255 Caspian Drive, Sunnyvale, CA, 94089-1015. Work: 408-734-8100, FAX: 408-734-8136.

.

From: solo (John Campbell)
Sent: Thursday, February 23, 1995 9:34 AM
To: 'sysadmin'
Cc: 'tau'; 'lisar (Lisa Robinson)'; 'doi (Derek Iverson)'
Subject: cvs unmounted??

i don't know enough about automounter to tell you what is wrong, it just is.

```
....solo@echidna /u/chip/euterpe/proteus/compass/layouts 88 % cvs status bellybutt.ly
cvs status: in directory .:
cvs [status aborted]: there is no repository /p/cvsroot/proteus/compass/layouts
solo@echidna /u/chip/euterpe/proteus/compass/layouts 89 %
```

```
solo@echidna /u/chip/euterpe/proteus/compass/layouts 95 % ll /p/cvsroot/proteus
lrwxrwxrwx 1 tom      29 Feb 10 04:52 /p/cvsroot/proteus -> /n/auspex/s48/cvsroot/proteus
solo@echidna /u/chip/euterpe/proteus/compass/layouts 96 % ls /n/auspex/s48/cvsroot/proteus
/n/auspex/s48/cvsroot/proteus not found
solo@echidna /u/chip/euterpe/proteus/compass/layouts 97 % cd /n/auspex/s48/cvsroot/proteus
/n/auspex/s48/cvsroot/proteus: No such file or directory.
solo@echidna /u/chip/euterpe/proteus/compass/layouts 98 %
```

regards,
solo a.k.a. John Campbell x516

From: wayne (Wayne Freitas)
Sent: Thursday, February 23, 1995 10:59 AM
To: 'rich'; 'dane'; 'yves'; 'noel'; 'arya'; 'rmm'; 'graham'; 'thuydo'
Cc: 'hestia'
Subject: Re: Hestia power supply noise

This is the outcome from the 2:30pm meeting.

Attendees: Graham, Rich, Yves, Dane, Arya, Rick, Noel, Thuydo

Currently RO specs the P-P noise as:

3.3V 100mV @<10MHz
5.0V 50mV @< 10MHz
12.0V 120mV @<10MHz

Power supply ripple requirements were then defined as:

Euterpe:

PLL , <10mV between 1 and 20 MHz. This input is isolated from the 3.3V plane by a ferrite or inductor. Rich is to look into making sure this is an inductor. Digital, because there are some analog features tied through to digital plane (knobs, etc) the designs want ~10mV from ~60Hz to 500MHz.

Calliope:

Same as above.

+5V:

<10mV from ~60Hz to 500MHz

+12V:

Rich calculated that he needed ~200uV P-P @ 400KHz for the external VCO's. I didn't record the formula that he wrote to come to this conclusion, but as the frequency increased the P-P requirements loosened (Rich if you could provide your formula it might help). It was concluded that a 10mV P-P would be defined, and a special filter needs to be designed for the VCO circuit.

We also discussed some other problem encountered while testing the RO Module.

Power:

RO specs 40A +3.3V, 3A +5V, and 3A +12V. We currently calculate a requirement > 45A. for the 3.3V but only .5A for +5V and .3A for +12V (+ fan requirements). Thuydo to contact RO to see if we can, and how reliability is effected if we run more current on 3.3V but still stayed under 185W.

Overshoot & OV protection:

RO confirmed overshoot and is currently working on 10ea modules. Overvoltage to be specified at 120% max.

Isolation:

Initial tests indicate a isolation problem between the 3.3V and 5V power. Will conduct additional tests to verify data, and provide RO to see if additional shielding can be added on module.

From: graham (Graham Y. Mostyn)
Sent: Thursday, February 23, 1995 12:11 PM
To: 'tbr'
Cc: 'geert'; 'rich'; 'graham'
Subject: Re: Mnemo PLL

Clearly we should make the change now to Mnemo.

The other work impacted is the VCO supply filtering on Hestia, and the low-power synthesizer design for a future portable product; however, the delay in the first of these two does not - fortunately - affect the scheduled board respin.

Graham.

> From tbr Wed Feb 22 20:00:48 1995
> Date: Wed, 22 Feb 1995 20:00:47 -0800
> From: tbr (Tim B. Robinson)
> To: graham
> Subject: Mnemo PLL
> Cc: geert, rich
> Content-Length: 864
>
> We overlooked a requirement for the Mnemo PLL, dictated by the need to
> be able to run Mnemo at minimum power setting (and hence at slow clock
> speeds) when operating as a PCI bridge. We need this mode to allow us
> to be able to build a PC add in card to connect to a Hermes channel
> where the power dissipation possible in the PC will be limited.
>
> I have been discussing this with rich, and he thinks it's fairly
> straight forward to correct (though will take about a week of work)
> with changes in just the SOFA logic associated with the PLL. By
> adding an optional divide by 2 stage in the loop we expect to be able
> to run the SOFA clock down to 324 MHz (which the Hermes channel at
> 162MHz) which corresponds to the minimum rate at which we can run the
> channel on Euterpe.
>
> Let me know if scheduling in this extra work is a problem. Sorry for
> the oversight.
>
> Tim
>
>
>

From: dickson (Richard Dickson)
Sent: Thursday, February 23, 1995 1:24 PM
To: 'geert'
Subject: rich_euterpe

geert,

i still have too many horizontal wires across sr.
it looks as tho i can relieve it by readjusting columns of flops and muxes within sr.
buses from nb were connecting to gates on the right hand side of layout instead of at the
left side. there seems to be alot of these kinds of things.
i'll check in significant placement changes as i come up with them.

dickson

.

From: tbr
Sent: Thursday, February 23, 1995 3:26 PM
To: 'gmo'
Cc: 'pandora@news'
Follow Up Flag: Follow up
Flag Status: Red

Guillermo A. Loyola wrote (on Thu Feb 23):

In article <199502230302.TAA05721@aphrodite.microunity.com>, tbr@news (Tim B. Robinson) writes:

> I disagree on this one, and Craig has already pointed out that the
> provision of both logic clear and circuit reset bits in octlet 6 of
> all Cerberus devices is designed to allow any set of devices to be
> reset independent of any others. It should therefore be quite
> possible to reset Hestia independent of Pandora in a single Cerberus
> configuration.

Yea, I keep forgetting that; sorry. In my defense (and I know it's splitting hairs) you can reset individual chips within Hestia, but you cannot cause a "whole box reset" like you could by grounding the Cerberus SD line.

Agreed, but it is a reasonable assumption, that on leaving reset, the Euterpe in Hestia would be responsible for re-initializing the Calliope. So it ought to be possible to reset the box bu only resetting the Euterpe directly.

Tim

From: tbr (Tim B. Robinson)
Sent: Thursday, February 23, 1995 3:27 PM
To: 'gmo'
Cc: 'pandora@news'

Guillermo A. Loyola wrote (on Thu Feb 23):

In article <199502230302.TAA05721@aphrodite.microunity.com>, tbr@news (Tim B. Robinson) writes:

> I disagree on this one, and Craig has already pointed out that the
> provision of both logic clear and circuit reset bits in octlet 6 of
> all Cerberus devices is designed to allow any set of devices to be
> reset independent of any others. It should therefore be quite
> possible to reset Hestia independent of Pandora in a single Cerberus
> configuration.

Yea, I keep forgetting that; sorry. In my defense (and I know it's splitting hairs) you can reset individual chips within Hestia, but you cannot cause a "whole box reset" like you could by grounding the Cerberus SD line.

Agreed, but it is a reasonable assumption, that on leaving reset, the Euterpe in Hestia would be responsible for re-initializing the Calliope. So it ought to be possible to reset the box bu only resetting the Euterpe directly.

Tim

From: tbr
Sent: Thursday, February 23, 1995 10:33 PM
To: 'geert'; 'tom'
Cc: 'hopper'; 'ericm'
Subject: random failure
Follow Up Flag: Follow up
Flag Status: Red

Here's a good one; gmake being unable to invoke itself recursively:

```
gmake -C /n/auspex/s23/euterpe-proteus-cp/leafgen /n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-
wire/xbbufdh2s.sp /n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbor16dh2s.sp /n/auspex/s23/euterpe-proteus-
cp/leafgen/spice/leaf-wire/xbor12dh2s.sp /n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-
wire/xbor6dh2s.sp /n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbor2dh2s.sp /n/auspex/s23/euterpe-proteus-
cp/leafgen/spice/leaf-wire/xbbufdh8s.sp /n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbbufdf8s.sp
gmake[5]: Entering directory `/N/auspex/root/s23/euterpe-proteus-cp/leafgen'
gmake[5]: gmake: Command not found
gmake[5]: *** [do-make-leafnet] Error 127
gmake[5]: Leaving directory `/N/auspex/root/s23/euterpe-proteus-cp/leafgen'
gmake[4]: *** [/n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbbufdh2s.sp] Error 1
gmake[4]: Leaving directory `/N/auspex/root/s23/euterpe-proteus-cp/spice/misc'
gmake[3]: *** [/n/auspex/s23/euterpe-proteus-cp/spice/misc/fix_tt.sed] Error 1
gmake[3]: Leaving directory `/N/auspex/root/s23/euterpe-proteus-cp/leafgen'
gmake[2]: *** [/n/auspex/s23/euterpe-proteus-cp/leafgen/time/xbffdh3s.tim] Error 1
gmake[2]: Leaving directory `/N/auspex/root/s23/euterpe-proteus-cp/ged/ea'
gmake[1]: *** [default] Error 1
gmake[1]: Leaving directory `/N/auspex/root/s23/euterpe-proteus-cp/ged'
gmake: *** [proteusmake] Error 1
```

Now to be fair, I think this was probably a victim of the auspex
reboot because the logfile was last touched at about that time:

```
tbr@nosferatu /n/auspex/s41/euterpe-snapshot/euterpe/proteus 409 % ls -ls !$
ls -ls makerrs
  91 -rw-r--r--  1 chip    92884 Feb 23 18:58 makerrs
```

I have restarted the build.

eric, was it down long enough for the automounter to have unmounted
things out from under it? I was assuming it would have just hung
around waiting.

Tim

From: tbr (Tim B. Robinson)
Sent: Thursday, February 23, 1995 10:33 PM
To: 'geert'; 'tom'
Cc: 'hopper'; 'ericm'
Subject: random failure

Here's a good one; gmake being unable to invoke itself recursively:

```
gmake -C /n/auspex/s23/euterpe-proteus-cp/leafgen
/n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbbufdh2s.sp
/n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbor16dh2s.sp
/n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbor12dh2s.sp
/n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbor6dh2s.sp
/n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbor2dh2s.sp
/n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbbufdh8s.sp
/n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbbufdf8s.sp
gmake[5]: Entering directory
~/N/auspex/root/s23/euterpe-proteus-cp/leafgen'
gmake[5]: gmake: Command not found
gmake[5]: *** [do-make-leafnet] Error 127
gmake[5]: Leaving directory
~/N/auspex/root/s23/euterpe-proteus-cp/leafgen'
gmake[4]: ***
[/n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbbufdh2s.sp]
Error 1
gmake[4]: Leaving directory
~/N/auspex/root/s23/euterpe-proteus-cp/spice/misc'
gmake[3]: *** [/n/auspex/s23/euterpe-proteus-cp/spice/misc/fix_tt.sed]
Error 1
gmake[3]: Leaving directory
~/N/auspex/root/s23/euterpe-proteus-cp/leafgen'
gmake[2]: *** [/n/auspex/s23/euterpe-proteus-cp/leafgen/time/xbffdh3s.tim]
Error 1
gmake[2]: Leaving directory ~/N/auspex/root/s23/euterpe-proteus-cp/ged/ea'
gmake[1]: *** [default] Error 1
gmake[1]: Leaving directory ~/N/auspex/root/s23/euterpe-proteus-cp/ged'
gmake: *** [proteusmake] Error 1
```

Now to be fair, I think this was probably a victim of the auspex reboot because the logfile was last touched at about that time:

```
tbr@nosferatu /n/auspex/s41/euterpe-snapshot/euterpe/proteus 409 % ls -ls !$ ls -ls
makerrs
  91 -rw-r--r--  1 chip          92884 Feb 23 18:58 makerrs
```

I have restarted the build.

eric, was it down long enough for the automounter to have unmounted things out from under it? I was assuming it would have just hung around waiting.

Tim

.

From: tbr
Sent: Friday, February 24, 1995 12:34 AM
To: 'Frank Paturzo'
Subject: Re: more trouble
Follow Up Flag: Follow up
Flag Status: Red

Frank Paturzo wrote (on Thu Feb 23):
>Are you confusing the machines?

Yes, I screwed up.

>
>staypuft:/s3
>
>nosferatu:/s4
>nosferatu:/s5
>nosferatu:/s6
>nosferatu:/s7
>
>/s3 is already in the list on nosferatu, but not on staypuft. s4..s7
>are not on the list on nosferatu, but are mounted OK.
>
>Tim

But, on staypuft, df gives me:

Filesystem	kbytes	used	avail	capacity	Mounted on
/dev/sd0a	97455	9493	78217	11%	/
/dev/sd0g	236367	101718	111013	48%	/usr
/dev/sd5g	1952573	980679	776637	56%	/s1
/dev/sd6g	1952573	1112345	644971	63%	/s2
/dev/sd7g	1952573	1113757	643559	63%	/s3

And staypuft's exports file on staypuft does have /s3 in the list. I re-exported the list. Please try now.

Still can't see it on aphrodite:

```
tbr@aphrodite ~ 406 % ls /n/staypuft/s*
/n/staypuft/s1:
.      agc      gmo      lost+found
..     dickson  hopper

/n/staypuft/s2:
.      ..      agc      lost+found
```

Nosferatu should work ok now too.

Again, aphrodite only sees s1, s2, and s3:
tbr@aphrodite ~ 407 % ls /n/nosferatu/s*
/n/nosferatu/s1:
. lost+found stb technology

```
..      proteus.tbr  stb.doi    tools
euterpe  proteus.uchip stb.jeffm  verify

/n/nosferatu/s2:
.      euterpe      proteus      proteus.tbr  tools
..     lost+found   proteus.local technology

/n/nosferatu/s3:
.      CVS          orchis      proteus.lisar
..     lost+found   proteus
tbr@aphrodite ~ 408 % ls /n/nosferatu/s5
/n/nosferatu/s5 not found
```

.

From: tbr
Sent: Friday, February 24, 1995 12:49 AM
To: 'Frank Paturzo'
Subject: Re: Got one!
Follow Up Flag: Follow up
Flag Status: Red

Frank Paturzo wrote (on Thu Feb 23):

Maybe, but you know how to fix it! B^)

Looks like s6 & s7 are there too.

Well, it is working now, but I did nothing to cause it:

```
tbr@aphrodite ~ 409 % !ls
ls /n/nosferatu/s5
/n/nosferatu/s5 not found
tbr@aphrodite ~ 410 % /usr/local/etc/amq -u -f /n/nosferatu
tbr@aphrodite ~ 411 % !ls
ls /n/nosferatu/s5
ls: /n/nosferatu/s5: Stale NFS file handle
tbr@aphrodite ~ 412 % !!
ls /n/nosferatu/s5
.      ..      euterpe      lost+found
tbr@aphrodite ~ 413 % !
! : Command not found.
tbr@aphrodite ~ 414 % ls /n/nosferatu/s1
.      lost+found      stb      technology
..     proteus.tbr     stb.doi     tools
euterpe      proteus.uchip      stb.jeffm      verify
tbr@aphrodite ~ 415 % ls /n/nosferatu/s5
.      ..      euterpe      lost+found
```

.

From: tbr
Sent: Friday, February 24, 1995 1:47 AM
To: 'geert'
Cc: 'sysadmin'
Subject: snapshot rebuild
Follow Up Flag: Follow up
Flag Status: Red

Sorry about the page, it is a false alarm. It failed again, with the same type of error I got earlier in the evening:

```
gmake -C /n/auspex/s23/euterpe-proteus-cp/leafgen /n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-
wire/xbbufdh2s.sp /n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbor16dh2s.sp /n/auspex/s23/euterpe-proteus-
cp/leafgen/spice/leaf-wire/xbor12dh2s.sp /n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-
wire/xbor6dh2s.sp /n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbor2dh2s.sp /n/auspex/s23/euterpe-proteus-
cp/leafgen/spice/leaf-wire/xbbufdh8s.sp /n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbbufdf8s.sp
gmake[5]: Entering directory `/N/auspex/root/s23/euterpe-proteus-cp/leafgen'
gmake[5]: gmake: Command not found
gmake[5]: *** [do-make-leafnet] Error 127
gmake[5]: Leaving directory `/N/auspex/root/s23/euterpe-proteus-cp/leafgen'
gmake[4]: *** [/n/auspex/s23/euterpe-proteus-cp/leafgen/spice/leaf-wire/xbbufdh2s.sp] Error 1
gmake[4]: Leaving directory `/N/auspex/root/s23/euterpe-proteus-cp/spice/misc'
gmake[3]: *** [/n/auspex/s23/euterpe-proteus-cp/spice/misc/fix_tt.sed] Error 1
gmake[3]: Leaving directory `/N/auspex/root/s23/euterpe-proteus-cp/leafgen'
gmake[2]: *** [/n/auspex/s23/euterpe-proteus-cp/leafgen/time/xbffdh3s.tim] Error 1
gmake[2]: Leaving directory `/N/auspex/root/s23/euterpe-proteus-cp/ged/ea'
gmake[1]: *** [default] Error 1
gmake[1]: Leaving directory `/N/auspex/root/s23/euterpe-proteus-cp/ged'
gmake: *** [proteusmake] Error 1
```

This time I can't blame it on the auspex reboot.
I have restarted it and hopefully it will get further.

Tim

.

From: lisar (Lisa Robinson)
Sent: Friday, February 24, 1995 10:29 AM
To: 'woody'
Cc: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'
Subject: brmiss..

Again both tests are in the fail loop. I have run these test so many times now in verilog with different timing and cannot reproduce the problem, I think that we need to debug on the h/w simulator at least to the point that we understand why there is a difference between the verilog and the 2 h/w simulators. Of course one difference that springs to mind is the gt1b and cr models. I will start up a run in verilog using these - just in case.

Lisa R.

PS the traces are on rhodan /s3/euterpe/verilog/bsrc/res/24295.3761/results

.

From: pmayer (Patricia Mayer)
Sent: Friday, February 24, 1995 11:39 AM
To: 'dbulfer'
Cc: 'tbr'; 'pmayer'
Subject: Pandora-Euterpe

Are you ready?

Howard will be wrapping up the Band Split Filter early next week. The next board on the list is Pandora-Euterpe..?

So whats the your status?

Thanks
-Pattie

.

From: wingard (Drew Wingard)
Sent: Friday, February 24, 1995 12:46 PM
To: 'sysadmin'
Subject: Need old files from backup tape

I need to resurrect an old program. I saved the code, but managed to delete the configuration files and examples.

Can you please install:
/n/auspex/s24/wingard/chip/calliope/verilog/src
and
/n/auspex/s24/wingard/chip/euterpe/verilog/bsrc
someplace where I can access them?

My recollection is that they occupy approx 300 MBytes (which is why they were deleted...).

None of the files that I care about were modified after May 26th last year.

Best Regards,
Drew

.

From: tbr
Sent: Friday, February 24, 1995 2:08 PM
To: 'dbulfer (David Bulfer)'
Cc: 'gmo (Guillermo A. Loyola)'; 'mnemo'
Subject: PCI Event Number Register
Follow Up Flag: Follow up
Flag Status: Red

David Bulfer wrote (on Fri Feb 24):

The PCI Event Number Register is used to specify the bits set in the Event Register by the various sources of events. Any thought to the power-up/reset value? I would guess "0" is OK.

To the extent that no event can be reported till the processor issues the blocking read to the event register address, I don't think it's an issue. However, bit 0 is reserved in Euterpe as the bit on which timer interrupts get reported, so we are unlikely to ever want to program a 0 here.

Tim

From: tbr (Tim B. Robinson)
Sent: Friday, February 24, 1995 2:08 PM
To: 'dbulfer (David Bulfer)'
Cc: 'gmo (Guillermo A. Loyola)'; 'mnemo'
Subject: PCI Event Number Register

David Bulfer wrote (on Fri Feb 24):

The PCI Event Number Register is used to specify the bits set in the Event Register by the various sources of events. Any thought to the power-up/reset value? I would guess "0" is OK.

To the extent that no event can be reported till the processor issues the blocking read to the event register address, I don't think it's an issue. However, bit 0 is reserved in Euterpe as the bit on which timer interrupts get reported, so we are unlikely to ever want to program a 0 here.

Tim

.

From: tbr
Sent: Friday, February 24, 1995 3:26 PM
To: 'pmayer (Patricia Mayer)'
Cc: 'dbulfer'; 'woody'; 'pmayer'
Subject: Pandora-Euterpe
Follow Up Flag: Follow up
Flag Status: Red

Patricia Mayer wrote (on Fri Feb 24):

Are you ready?

Howard will be wrapping up the Band Split Filter early next week. The next board on the list is Pandora-Euterpe..?

So whats the your status?

Now we understand the flow we need a schematic. Jay has a netlist and should be working on getting a matching schematic representation.

Tim

.

From: ken (Ken Hsieh)
Sent: Friday, February 24, 1995 5:40 PM
To: 'wingard'
Cc: 'sysadm'
Subject: Re: Need old files from backup tape

Files have been restored. /n/auspex/s29/wingard_restore

Ken

> From wingard Fri Feb 24 10:45:53 1995
> Date: Fri, 24 Feb 1995 10:45:51 -0800
> From: wingard (Drew Wingard)
> To: sysadmin
> Subject: Need old files from backup tape
> Content-Length: 464
>
> I need to resurrect an old program. I saved the code, but managed to delete
> the configuration files and examples.
>
> Can you please install:
> /n/auspex/s24/wingard/chip/calliope/verilog/src
> and
> /n/auspex/s24/wingard/chip/euterpe/verilog/bsrc
> someplace where I can access them?
>
> My recollection is that they occupy approx 300 MBytes (which is why they
> were deleted...)
>
> None of the files that I care about were modified after May 26th last year.
>
> Best Regards,
> Drew
>

.

From: woody (Jay Tomlinson)
Sent: Friday, February 24, 1995 6:42 PM
To: 'tbr'
Cc: 'hopper'
Subject: tool for schematic from verilog?

Tim,

What is this tool that you guys used to use? I would like to use it on a shell of euterpe to give me a starting point for the euterpe module. I only expect to do this 1 or 2 times to get euterpe and mnemo transferred and then from there I plan to only edit the schematic.

Jay

.

From: hopper (Mark Hofmann)
Sent: Friday, February 24, 1995 8:12 PM
To: 'Jay Tomlinson'
Cc: 'tbr (Tim B. Robinson)'; 'vant'; 'albers (Daniel Albers)'
Subject: Re: tool for schematic from verilog?

Jay Tomlinson writes:
Tim,

What is this tool that you guys used to use?
I would like to use it on a shell
of euterpe to give me a starting point for the euterpe module.
I only expect to
do this 1 or 2 times to get euterpe and mnemo transferred and
then from there I
plan to only edit the schematic.

Jay,

For single block diagram type representations (one block per page) I
think the tool you want is "shebody". Here is a clipping from "shebody -help":

/u/chip/tools/bin/shebody creates a Valid GED/Concept
compatible body by reading the user specified edif file. The
output is placed in a directory
whose name is created by extracting the root of the edif file name.
If either the geddir or the cell directory do not exist,
/u/chip/tools/bin/shebody will create them automatically.

Within the geddir, /u/chip/tools/bin/shebody searches the
Valid work file or library file for a match with the cell directory name.
If a match is found
no changes are made to the work/library file, otherwise an entry
for this cell is added. If the work/library file does not exist,
/u/chip/tools/bin/shebody creates that automatically as well.

The default output name is body.1.1 and can be overridden with the
'-o new_file.name' switch. If a 'subckt' file is desired in the
GED/Concept cell directory to stop the Valid compiler at that level,
then the -s switch must be used.

The user has the option to generate the spice_cn.1 file for the
compiler. If you want this, please use the -p command line option.

However, for the longer term the answer is probably to enter board level
information in concept (the schematic editor) and use the tools we have
to annotate the body with the proper attributes so that the netlist can
be passed on through to the Packager and Allegro for layout. Perhaps
Dan or another Concept user could help you out there.

-hopper

From: hopper (Mark Hofmann)
Sent: Friday, February 24, 1995 8:27 PM
To: 'geert (Geert Rosseel)'
Subject: hc0

hi Geert,

I'm running hc0 in my area

~hopper/chip/euterpe/verilog/bsrc/hc/gards

The output file is ~hopper/chip/euterpe/verilog/bsrc/hc/out
So far it doesn't look good. It appears to be wider than the old hc0.
I think we want the right edge to be ≤ 560 .

-mark

From: woody (Jay Tomlinson)
Sent: Saturday, February 25, 1995 1:01 AM
To: 'geert'
Cc: 'tbr'; 'hopper'
Subject: uu placement

geert,

I checked in a placement of uu. Everything is placed, but pim2pif fails in pass2 with the following error:

```
/n/auspex/s20/woody/chip/euterpe/tools/bin/pim2pif: Processing the gards/uu-pass2.pim  
file...
```

```
@: Badly formed number.
```

Any idea what this means?

woody

From: hopper (Mark Hofmann)
Sent: Saturday, February 25, 1995 2:51 AM
To: 'Jay Tomlinson'
Cc: 'geert (Geert Rosseel)'; 'tbr (Tim B. Robinson)'
Subject: Re: uu placement

Jay Tomlinson writes:
geert,

I checked in a placement of uu. Everything is placed, but pim2pif fails in pass2 with the following error:

```
/n/auspex/s20/woody/chip/euterpe/tools/bin/pim2pif: Processing the gards/uu-pass2.pim
file...
@: Badly formed number.
```

Any idea what this means?

I'm looking into this. It probably means that one of the input files to pim2pif was somehow corrupted.

Jay I also notice that you are using ".nopifpack". I checked my code I don't appear to have fully implemented this. I will work on it. In the meantime you could set

```
PIFPACK_SQUEEZE = -1
PIFPACK_DISTANCE = -1
```

in your local Makefile

Or, just do not create the file "usepifpack" in your local uu area. Either way, pifapcking should then be turned off.

-hopper

.

From: hopper (Mark Hofmann)
Sent: Saturday, February 25, 1995 3:24 AM
To: 'Jay Tomlinson'
Cc: 'geert (Geert Rosseel)'; 'tbr (Tim B. Robinson)'
Subject: Re: uu placement

Jay Tomlinson writes:

geert,

I checked in a placement of uu. Everything is placed, but pim2pif fails in pass2 with the following error:

/n/auspex/s20/woody/chip/euterpe/tools/bin/pim2pif: Processing the gards/uu-pass2.pim file...
@: Badly formed number.

Any idea what this means?

I have some fixing to do.

The quickest thing to get you going again is to remove the ".nopifpack" statement in you .pim file. This seems to be what's causing the problem.

I'm working on getting .nopifpack to function properly.

thanks,
-hopper

From: dickson (Richard Dickson)
Sent: Saturday, February 25, 1995 12:53 PM
To: 'geert'
Subject: rich_euterpe

geert,

after playing around with the new coordinates you gave me yesterday i have a few questions. are we intentionally leaving 6 rows free on the top of gt on purpose ? i'd sure like to move gt 6 rows higher and allow for more hight in the cc layout (its only 60 rows high with the new coordinates) i think thats why the confusion about whether i had taken 4 rows off of cc.

dickson

From: hopper (Mark Hofmann)
Sent: Saturday, February 25, 1995 12:57 PM
To: 'Tim B. Robinson'
Cc: 'geert (Geert Rosseel)'; 'wampler (Kurt Wampler)'
Subject: Re: pcomp core file

Tim B. Robinson writes:

Geert Rosseel wrote (on Sat Feb 25):

I have never had problems with that section. I have builda couple of chip_euterpe versions in the snapshot before for LVS/DRC and they all had ck in it.

I'll try a different section. I am doing this in a completely clean checked out area, so it's possible there is something different/missing in a clean copy.

I'll try ck from my local area and see if it works for me.

-hopper

From: hopper (Mark Hofmann)
Sent: Saturday, February 25, 1995 1:02 PM
To: 'tbr (Tim B. Robinson)'
Cc: 'wampler (Kurt Wampler)'; 'geert (Geert Rosseel)'
Subject: ck okay when I run

Hi Tim,

I'm pointing my proteus at /n/auspex/s23/euterpe-proteus-cp and running from the /u/chip euterpe. Pcomp on pass 1 seems to work okay:
(I ran this on cyclops)

-hopper

```
cd gards; HOME=/n/auspex/s32/hopper/chip/euterpe/tools
LM_LICENSE_FILE=/n/auspex/s32/hopper/chip/euterpe/tools/sl/license/license
.dat DISPLAY=clio:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/auspex/s32/hopper/chip/euterpe
/n/auspex/s32/hopper/chip/euterpe/tools/sl/bin/invoke pcomp ck-pass1 -listing ck-
pass1.pcomp.lis
```

```
Requires a minimum license of gardsfel_3 or gardsl_3 .
Applicable licenses available at your installation :
      gardsconfig_3
Checked out one user token of a gardsconfig_3 license.
```

```
GARDS PCOMP 7.121 -- Physical Compiler
Copyright (c) 1995 SILVAR-LISCO. All rights reserved.
Design: ck-pass1 Started at: 95/02/25 18:57:36
```

PCOMP Version 7.1.21 of August 9, 1994

```
Processing Logic description: CK
Processing Expansion level: SLNET
```

```
... Start of netlist processing.
... Circuit name: CK
... Processing CDL.
... CHIPNAME:SOFA;
```

```
... Processing header of user PDL.
... PHYSICALLIB:PBUILD;
... Processing header of system PDL.
... PHYSICALLIB:PBUILD;
... Processing rest of user PDL.
... Processing rest of system PDL.
... Processing TDL.
... TECHNOLOGYLIB:SOFA;
... Computed Grid_Size = 1000
... Final Processing.
... Successful physical compilation (with warnings).
>>> Loading logical netlist.
... Successful completion. GARDS design file created.
```

```
Terminated at      : 95/02/25 18:57:47
Elapsed CPU time    : 0 Hrs  0 Mins  3 Secs
Elapsed wall clock time : 0 Hrs  0 Mins 11 Secs
```

From: hopper (Mark Hofmann)
Sent: Saturday, February 25, 1995 3:41 PM
To: 'geert (Geert Rosseel)'
Subject: hc0

hi geert,

i have another run of hc0 in progress. it's currently on the 5th iteration and it's looking better (xmax @ 542, it needs to be ≤ 560). This is a completely pushed around placement, so it may not meet internal or external timing, but it might fit physically. results are developing in the usual place:

/u/hopper/chip/euterpe/verilog/bsrc/hc/gards

the output file is :

/u/hopper/chip/euterpe/verilog/bsrc/hc/out

-mark

.

From: hopper (Mark Hofmann)
Sent: Saturday, February 25, 1995 6:02 PM
To: 'Kurt Wampler'
Cc: 'tbr (Tim B. Robinson)'; 'geert (Geert Rosseel)'
Subject: Re: GARDS problem

Kurt Wampler writes:

GARDS coredumps are inscrutable to me -- the binaries are stripped, and without source code I can't get meaningful traceback information.

However, I do see something corrupt in one of the source files being read by PCOMP. The file ck-pass1macros.pdl is missing its header lines, and is also missing the PDL code for cgclockbias, even though cgclockbias *is* required by the netlist.

Probing further, it appears that the build of clockbias in:

```
/n/staypuft/s3/tbr/euterpe/clockbias
```

did not complete correctly; the cgclockbias.pdl file in this area is zero-length, which explains the corruption of the ck-pass1macros.pdl file. Looking at timestamps on the files, it looks suspiciously like the clockbias make (or the machine on which it was running) may have crashed around 6:58PM on Feb 23 (the time stamp on cgclockbias.pdl) and then the job was restarted around 8:50PM that same night; seeing the empty (but up-to-date) cgclockbias.pdl, the make went on to build cgclockbias.edif etc. (Or maybe an auspex reboot or some other disturbance caused the problem.)

Anyway, it might be best to blow away this clockbias directory and re-make it; there might be other problems with it besides the empty pdl file. (I just did a local make of cgclockbias.pdl to make sure it still builds properly; it was successful.)

Great job of detection, Kurt!

-hopper

.

From: hopper (Mark Hofmann)
Sent: Saturday, February 25, 1995 6:16 PM
To: 'Lisa Robinson'
Cc: 'tbr (Tim B. Robinson)'
Subject: Re: vxi on nosferatu

Lisa Robinson writes:

```
VXI 1.1  Sat Feb 25 22:13:49 1995
* Copyright Simulation Technologies Corporation 1992. *
* All Rights Reserved.  Licensed Software.  *
Error [-9]; feature "VXI-Base"
invalid host
gmake[1]: *** [.xp_dir/c_euterpe_wrap.edif2] Error 1
gmake[1]: Leaving directory `/s2/euterpe/verilog/bsrc'
gmake: *** [czycad] Error 1
page queued
starting paged
```

Did this just start failing recently?

I have no record of ever getting keys for hostid 0x7235fabb. We requested them last year.

-hopper

.

From: tbr
Sent: Saturday, February 25, 1995 8:20 PM
To: 'wampler'
Cc: 'hopper'; 'geert'
Subject: GARDS problem
Follow Up Flag: Follow up
Flag Status: Red

I just got a core file from pcomp:

```
cd gards; HOME=/n/staypuft/s3/tbr/euterpe/tools LM_LICENSE_FILE=/n/staypuft/s3/tbr/euterpe/tools/sl/license/license.dat
DISPLAY=192.216.197.49:0.0 SL_TOTAL_DURATION=500
CHIPROOT=/n/staypuft/s3/tbr/euterpe /n/staypuft/s3/tbr/euterpe/tools/sl/bin/invoke pcomp ck-pass1 -listing ck-
pass1.pcomp.lis
```

Requires a minimum license of gardsfe1_3 or gards1_3 .
Applicable licenses available at your installation :
 gardsconfig_3
Checked out one user token of a gardsconfig_3 license.

```
Arithmetic exception (core dumped)
gmake[2]: *** [gards/ck-pass1.pcomp.lis] Error 8
gmake[2]: Leaving directory `/s3/tbr/euterpe/verilog/bsrc/ck'
gmake[1]: *** [ck-base.netcap] Error 1
gmake[1]: Leaving directory `/s3/tbr/euterpe/verilog/bsrc/ck'
gmake: *** [ckgards] Error 1
```

The dump is in /n/staypuft/s3/tbr/euterpe/verilog/bsrc/ck/gards/core

Tim

From: tbr (Tim B. Robinson)
Sent: Saturday, February 25, 1995 8:20 PM
To: 'wampler'
Cc: 'hopper'; 'geert'
Subject: GARDS problem

I just got a core file from pcomp:

```
cd gards; HOME=/n/staypuft/s3/tbr/euterpe/tools
LM_LICENSE_FILE=/n/staypuft/s3/tbr/euterpe/tools/sl/license/license.dat
DISPLAY=192.216.197.49:0.0 SL_TOTAL_DURATION=500 CHIPROOT=/n/staypuft/s3/tbr/euterpe
/n/staypuft/s3/tbr/euterpe/tools/sl/bin/invoke pcomp ck-pass1 -listing ck-pass1.pcomp.lis
```

Requires a minimum license of gardsfel_3 or gardsl_3 .

Applicable licenses available at your installation :

gardsconfig_3

Checked out one user token of a gardsconfig_3 license.

Arithmetic exception (core dumped)

gmake[2]: *** [gars/ck-pass1.pcomp.lis] Error 8

gmake[2]: Leaving directory `/s3/tbr/euterpe/verilog/bsrc/ck'

gmake[1]: *** [ck-base.netcap] Error 1

gmake[1]: Leaving directory `/s3/tbr/euterpe/verilog/bsrc/ck'

gmake: *** [ckgars] Error 1

The dump is in /n/staypuft/s3/tbr/euterpe/verilog/bsrc/ck/gards/core

Tim

.

From: geert (Geert Rosseel)
Sent: Saturday, February 25, 1995 8:44 PM
To: 'tbr'; 'wampler'
Cc: 'hopper'
Subject: Re: pcomp core file

I have never had problems with that section. I have builda couple of chip_euterpe versions in the snapshot before for LVS/DRC and they all had ck in it.

Geert

From: tbr
Sent: Saturday, February 25, 1995 8:46 PM
To: 'geert (Geert Rosseel)'
Cc: 'hopper'; 'wampler'
Subject: Re: pcomp core file
Follow Up Flag: Follow up
Flag Status: Red

Geert Rosseel wrote (on Sat Feb 25):

I have never had problems with that section. I have builda couple of chip_euterpe versions in the snapshot before for LVS/DRC and they all had ck in it.

I'll try a different section. I am doing this in a completely clean checked out area, so it's possible there is something different/missing in a clean copy.

Tim

From: tbr (Tim B. Robinson)
Sent: Saturday, February 25, 1995 8:46 PM
To: 'geert (Geert Rosseel)'
Cc: 'hopper'; 'wampler'
Subject: Re: pcomp core file

Geert Rosseel wrote (on Sat Feb 25):

I have never had problems with that section. I have builda couple of chip_euterpe versions in the snapshot before for LVS/DRC and they all had ck in it.

I'll try a different section. I am doing this in a completely clean checked out area, so it's possible there is something different/missing in a clean copy.

Tim

.

From: tbr
Sent: Saturday, February 25, 1995 11:50 PM
To: 'hopper (Mark Hofmann)'
Cc: 'geert (Geert Rosseel)'; 'wampler (Kurt Wampler)'
Subject: ck okay when I run
Follow Up Flag: Follow up
Flag Status: Red

Mark Hofmann wrote (on Sat Feb 25):

Hi Tim,

I'm pointing my proteus at /n/auspex/s23/euterpe-proteus-cp and running from the /u/chip euterpe. Pcomp on pass 1 seems to work okay:
(I ran this on cyclops)

I'm using the same proteus, but the problem is quite reproducible for me. Under the three on staypuft. However, in my other tree (under my home directory it works fine.) Im baffled, so I home the core file reveals a clue.

Tim

From: tbr (Tim B. Robinson)
Sent: Saturday, February 25, 1995 11:50 PM
To: 'hopper (Mark Hofmann)'
Cc: 'geert (Geert Rosseel)'; 'wampler (Kurt Wampler)'
Subject: ck okay when I run

Mark Hofmann wrote (on Sat Feb 25):

Hi Tim,

I'm pointing my proteus at /n/auspex/s23/euterpe-proteus-cp and running from the /u/chip euterpe. Pcomp on pass 1 seems to work okay:
(I ran this on cyclops)

I'm using the same proteus, but the problem is quite reproducible for me. Under the three on staypuft. However, in my other tree (under my home directory it works fine.) Im baffled, so I hope the core file reveals a clue.

Tim

.

From: lisar (Lisa Robinson)
Sent: Sunday, February 26, 1995 12:16 AM
To: 'hopper'
Cc: 'tbr'
Subject: vxi on nosferatu

VXI 1.1 Sat Feb 25 22:13:49 1995
* Copyright Simulation Technologies Corporation 1992. *
* All Rights Reserved. Licensed Software. *
Error [-9]; feature "VXI-Base"
invalid host
gmake[1]: *** [.xp_dir/c_euterpe_wrap.edif2] Error 1
gmake[1]: Leaving directory `/s2/euterpe/verilog/bsrc'
gmake: *** [czycad] Error 1
page queued
starting paged

From: wampler (Kurt Wampler)
Sent: Sunday, February 26, 1995 12:36 AM
To: 'tbr'
Cc: 'geert'; 'hopper'
Subject: Re: GARDS problem

tbr writes:

>I just got a core file from pcomp:

[snip]

GARDS coredumps are inscrutable to me -- the binaries are stripped, and without source code I can't get meaningful traceback information.

However, I do see something corrupt in one of the source files being read by PCOMP. The file ck-passlmacros.pdl is missing its header lines, and is also missing the PDL code for cgclockbias, even though cgclockbias *is* required by the netlist.

Probing further, it appears that the build of clockbias in:

/n/staypuft/s3/tbr/euterpe/clockbias

did not complete correctly; the cgclockbias.pdl file in this area is zero-length, which explains the corruption of the ck-passlmacros.pdl file. Looking at timestamps on the files, it looks suspiciously like the clockbias make (or the machine on which it was running) may have crashed around 6:58PM on Feb 23 (the time stamp on cgclockbias.pdl) and then the job was restarted around 8:50PM that same night; seeing the empty (but up-to-date) cgclockbias.pdl, the make went on to build cgclockbias.edif etc. (Or maybe an auspex reboot or some other disturbance caused the problem.)

Anyway, it might be best to blow away this clockbias directory and re-make it; there might be other problems with it besides the empty pdl file. (I just did a local make of cgclockbias.pdl to make sure it still builds properly; it was successful.)

- Kurt

.

From: tbr
Sent: Sunday, February 26, 1995 12:47 AM
To: 'wampler (Kurt Wampler)'
Cc: 'geert'; 'hopper'
Subject: Re: GARDS problem
Follow Up Flag: Follow up
Flag Status: Red

Kurt Wampler wrote (on Sat Feb 25):

tbr writes:

>I just got a core file from pcomp:

[snip]

GARDS coredumps are inscrutable to me -- the binaries are stripped, and without source code I can't get meaningful traceback information.

However, I do see something corrupt in one of the source files being read by PCOMP. The file ck-pass1macros.pdl is missing its header lines, and is also missing the PDL code for cgclockbias, even though cgclockbias *is* required by the netlist.

Probing further, it appears that the build of clockbias in:

/n/staypuft/s3/tbr/euterpe/clockbias

did not complete correctly; the cgclockbias.pdl file in this area is zero-length, which explains the corruption of the ck-pass1macros.pdl file. Looking at timestamps on the files, it looks suspiciously like the clockbias make (or the machine on which it was running) may have crashed around 6:58PM on Feb 23 (the time stamp on cgclockbias.pdl) and then the job was restarted around 8:50PM that same night; seeing the empty (but up-to-date) cgclockbias.pdl, the make went on to build cgclockbias.edif etc. (Or maybe an auspex reboot or some other disturbance caused the problem.)

Aha! I think that's the time the auspex was shut down.

Anyway, it might be best to blow away this clockbias directory and re-make it; there might be other problems with it besides the empty pdl file. (I just did a local make of cgclockbias.pdl to make sure it still builds properly; it was successful.)

Will do. Thanks for the detective work.

Tim

From: tbr (Tim B. Robinson)
Sent: Sunday, February 26, 1995 12:47 AM
To: 'wampler (Kurt Wampler)'
Cc: 'geert'; 'hopper'
Subject: Re: GARDS problem

Kurt Wampler wrote (on Sat Feb 25):

tbr writes:

>I just got a core file from pcomp:

[snip]

GARDS coredumps are inscrutable to me -- the binaries are stripped, and without source code I can't get meaningful traceback information.

However, I do see something corrupt in one of the source files being read by PCOMP. The file ck-passlmacros.pdl is missing its header lines, and is also missing the PDL code for cgclockbias, even though cgclockbias *is* required by the netlist.

Probing further, it appears that the build of clockbias in:

/n/staypuft/s3/tbr/euterpe/clockbias

did not complete correctly; the cgclockbias.pdl file in this area is zero-length, which explains the corruption of the ck-passlmacros.pdl file. Looking at timestamps on the files, it looks suspiciously like the clockbias make (or the machine on which it was running) may have crashed around 6:58PM on Feb 23 (the time stamp on cgclockbias.pdl) and then the job was restarted around 8:50PM that same night; seeing the empty (but up-to-date) cgclockbias.pdl, the make went on to build cgclockbias.edif etc. (Or maybe an auspex reboot or some other disturbance caused the problem.)

Aha! I think that's the time the auspex was shut down.

Anyway, it might be best to blow away this clockbias directory and re-make it; there might be other problems with it besides the empty pdl file. (I just did a local make of cgclockbias.pdl to make sure it still builds properly; it was successful.)

Will do. Thanks for the detective work.

Tim

.

From: tbr
Sent: Sunday, February 26, 1995 11:31 AM
To: 'tom'
Subject: staypuft:/s3
Follow Up Flag: Follow up
Flag Status: Red

We seem to be thrashing for disk space in staypuft:/s3.
I had built a new euterpe environment there after the new space came on line, so we had another place to run verilog simulations with huge dump files (~500MB), but the creole stuff has stolen that (and I suspect a build I was doing last night which failed in topt would have been because of disk space, but I'm not certain because there is about 130MB there now).

How close is the creole build to being done, and how much more space will you need? Currently we do have a lot of space on nosferatu.

Tim

.

From: tbr
Sent: Sunday, February 26, 1995 11:33 AM
To: 'tom'
Subject: ged2lvs failure
Follow Up Flag: Follow up
Flag Status: Red

Heres another thing that died:

MicroUnity Spice Interface run on Feb 25 22:51:1 1995
DESIGN NAME : 'EUTERPE_PASS1'
DESIGN COMPILATION ON Feb 25 22:51:4 1995

3 errors detected
1 oversights detected
59 warnings detected

cpu time 0:25:35
elapsed time 2:11:34

****ERROR**** in <none>(): missing .end statement
mv euterpe-pass1.sp euterpe-pass1.splvs

I've not seen this one before. Could this be disk space too?

Tim

From: tbr
Sent: Sunday, February 26, 1995 11:38 AM
To: 'tom'
Subject: ged2lvs
Follow Up Flag: Follow up
Flag Status: Red

I found the following in the logfile, which looks bizarre to me (I didn't see it on the xterm screen where the outputs was, but it was in the log file):

(00:00:03.16)

Calling ValidCompiler ...

Reading logical database

Reading logical database

(02:05:41.08)

Tester mode is ON.

Tester mode is ON.

LVS option is ON.

Reading File : /dev/null

```
listing file name : 'spice.lst'
```

(00:00:01.34)

MicroUnity Spice Interface run on Feb 25 22:51:1 1995

DESIGN NAME : 'EUTERPE PASSI'

DESIGN COMPILATION ON Feb 25 22:51:4 1995

3 errors detected

1 oversights detected

Now it complains of 3 errors and 1 oversight, yet I see no error, and:

<lnk>#1 OVERSIGHT(127): ABBREV property not found for drawing
Drawing: "IOFFLOAD".SPICE.1
No parameters
Generated abbreviation: FFL

<lnk>#2 OVERSIGHT(127): ABBREV property not found for drawing
Drawing: "IOCLKWART".SPICE.1
No parameters
Generated abbreviation: CLK

<lnk>#3 OVERSIGHT(127): ABBREV property not found for drawing
Drawing: "IOQUADDELAY".SPICE.1
No parameters
Generated abbreviation: QDD

From: tbr (Tim B. Robinson)
Sent: Sunday, February 26, 1995 12:19 PM
To: 'craig (Craig Hansen)'
Cc: 'agc'
Subject: Re: Hermes with Cronus

Craig Hansen wrote (on Wed Feb 22):

Given that Mnemosyne is operating at half the rate of its original target, I think it's also worth considering such a change in Mnemosyne itself. As to the rate flexibility on Cronus, it's worth considering a power-of-two rate control, which could also avoid a PLL - also the higher rate Hermes channel should be considered for a rev of Euterpe (such as the Cronus->MOBIMOS remap part).

Remember we had an original (MU internal) target of 1GHz clock on the channel *and* internally on the first design. We had an externally committed goal of 500MHz, and our best analysis said we made 550MHz.

The new Mnemo has been designed assuming a 2x ratio between the internal clock and the channel clock. We have extended the lower range of the PLL to ensure we will be able to operate down to the low end of what the current Euterpe can do, in order to be able to run in powered down standby mode. (Bypassing the PLL is no use in this case, without a separate 2x clock input with carefully controlled phase. This path being provided only for test.) So we have already designed it to get the most from the internal logic, given the current performance of the channel.

On Cronus, the issue is very much whether we think we can get 800MB/s through the CMOS interface (when RAMBUS have yet to get 500MB/s working reliably). We are going to try, but I agree it would be wise to have a fallback position at half rate. However, I do feel strongly, that with only 400MB/s (ie 200MHz Hermes clock) we would have a secondary cache access time longer than most people's DRAM access time, which would be an embarrassment. It seems to me the channel architecture does not make sense at low speed.

At this point I'm not sure if what you are suggesting is that we should design a Mnemo to support a 1GHz channel clock (ie 2GB/s data rate) on the interface (which would be a complete redesign to double up all the internal bandwidths), or that we should assume we have to run with a Cronus Hermes channel at 200MHz and therefore design Mnemo with half the internal number of pipeline stages to cut the latency in that case. The former would be just a lot of additional work (alan can comment on how much), but the latter would require a fundamental change to the methodology, because the current wide gate family is limited to 2 gates between level restoring elements (ie flops).

Tim

From: hopper (Mark Hofmann)
Sent: Sunday, February 26, 1995 1:45 PM
To: 'Geert Rossee!'
Subject: Re: Toplevel Euterpe

Geert Rossee! writes:

Hi,

I rebuild the top-level and it is worse than it was before. We are back at 4300 un-routes, up from 3500.

[snip]

Geert-

Did the hc0 run complete early enough for you to try that at the top-level?
I was wondering if the new layout helped or hurt.

-thanks,
mark

From: tbr
Sent: Sunday, February 26, 1995 1:57 PM
To: 'brianl'
Cc: 'agc'; 'vo'
Subject: more missing data
Follow Up Flag: Follow up
Flag Status: Red

Looks like we are missing capacitance data for mb in mnemo.
I don't know if this is a problem because we may be forcing all the
interfaces, but we ought to be treating this the same way as we do the
caches in euterpe. Can you check please?

Tim

Warning! No a_AD0PF<13> pin capacitance data for mb
Warning! No a_AD0PF<12> pin capacitance data for mb
Warning! No a_AD0PF<11> pin capacitance data for mb
Warning! No a_AD0PF<10> pin capacitance data for mb
Warning! No a_AD0PF<9> pin capacitance data for mb
Warning! No a_AD0PF<8> pin capacitance data for mb
Warning! No a_AD0PF<7> pin capacitance data for mb
Warning! No a_AD0PF<6> pin capacitance data for mb
Warning! No a_AD0PF<5> pin capacitance data for mb
Warning! No a_AD0PF<4> pin capacitance data for mb
Warning! No a_AD0PF<3> pin capacitance data for mb
Warning! No a_AD0PF<2> pin capacitance data for mb
Warning! No a_AD0PF<1> pin capacitance data for mb
Warning! No a_AD0PF<0> pin capacitance data for mb
Warning! No a_AND0PF<13> pin capacitance data for mb
Warning! No a_AND0PF<12> pin capacitance data for mb
Warning! No a_AND0PF<11> pin capacitance data for mb
Warning! No a_AND0PF<10> pin capacitance data for mb
Warning! No a_AND0PF<9> pin capacitance data for mb
Warning! No a_AND0PF<8> pin capacitance data for mb
Warning! No a_AND0PF<7> pin capacitance data for mb
Warning! No a_AND0PF<6> pin capacitance data for mb
Warning! No a_AND0PF<5> pin capacitance data for mb
Warning! No a_AND0PF<4> pin capacitance data for mb
Warning! No a_AND0PF<3> pin capacitance data for mb
Warning! No a_AND0PF<2> pin capacitance data for mb
Warning! No a_AND0PF<1> pin capacitance data for mb
Warning! No a_AND0PF<0> pin capacitance data for mb
Warning! No din_AD0PF<21> pin capacitance data for mb
Warning! No din_AD0PF<20> pin capacitance data for mb
Warning! No din_AD0PF<19> pin capacitance data for mb
Warning! No din_AD0PF<18> pin capacitance data for mb
Warning! No din_AD0PF<17> pin capacitance data for mb
Warning! No din_AD0PF<16> pin capacitance data for mb
Warning! No din_AD0PF<15> pin capacitance data for mb
Warning! No din_AD0PF<14> pin capacitance data for mb
Warning! No din_AD0PF<13> pin capacitance data for mb
Warning! No din_AD0PF<12> pin capacitance data for mb
Warning! No din_AD0PF<11> pin capacitance data for mb

Warning! No din_AD0PF<10> pin capacitance data for mb
Warning! No din_AD0PF<9> pin capacitance data for mb
Warning! No din_AD0PF<8> pin capacitance data for mb
Warning! No din_AD0PF<7> pin capacitance data for mb
Warning! No din_AD0PF<6> pin capacitance data for mb
Warning! No din_AD0PF<5> pin capacitance data for mb
Warning! No din_AD0PF<4> pin capacitance data for mb
Warning! No din_AD0PF<3> pin capacitance data for mb
Warning! No din_AD0PF<2> pin capacitance data for mb
Warning! No din_AD0PF<1> pin capacitance data for mb
Warning! No din_AD0PF<0> pin capacitance data for mb
Warning! No din_AND0PF<21> pin capacitance data for mb
Warning! No din_AND0PF<20> pin capacitance data for mb
Warning! No din_AND0PF<19> pin capacitance data for mb
Warning! No din_AND0PF<18> pin capacitance data for mb
Warning! No din_AND0PF<17> pin capacitance data for mb
Warning! No din_AND0PF<16> pin capacitance data for mb
Warning! No din_AND0PF<15> pin capacitance data for mb
Warning! No din_AND0PF<14> pin capacitance data for mb
Warning! No din_AND0PF<13> pin capacitance data for mb
Warning! No din_AND0PF<12> pin capacitance data for mb
Warning! No din_AND0PF<11> pin capacitance data for mb
Warning! No din_AND0PF<10> pin capacitance data for mb
Warning! No din_AND0PF<9> pin capacitance data for mb
Warning! No din_AND0PF<8> pin capacitance data for mb
Warning! No din_AND0PF<7> pin capacitance data for mb
Warning! No din_AND0PF<6> pin capacitance data for mb
Warning! No din_AND0PF<5> pin capacitance data for mb
Warning! No din_AND0PF<4> pin capacitance data for mb
Warning! No din_AND0PF<3> pin capacitance data for mb
Warning! No din_AND0PF<2> pin capacitance data for mb
Warning! No din_AND0PF<1> pin capacitance data for mb
Warning! No din_AND0PF<0> pin capacitance data for mb
Warning! No VFF<2> pin capacitance data for mb
Warning! No VFF<1> pin capacitance data for mb
Warning! No VFF<0> pin capacitance data for mb
Warning! No VRR<2> pin capacitance data for mb
Warning! No VRR<1> pin capacitance data for mb
Warning! No VRR<0> pin capacitance data for mb
Warning! No WE_AN0PF<1> pin capacitance data for mb
Warning! No WE_AN0PF<0> pin capacitance data for mb

.

From: geert (Geert Rosseel)
Sent: Sunday, February 26, 1995 6:14 PM
To: 'billz'; 'dickson'; 'hopper'; 'mws'; 'tbr'; 'vo'; 'woody'
Cc: 'lisar'
Subject: Toplevel Euterpe

Hi,

I rebuild the top-level and it is worse than it was before. We are back at 4300 un-routes, up from 3500.

Tom Vo's changes to cerberus have helped. The congestion at the top-right of cerberus is largely gone.

I had to include a very bad uu in this run, That added a lot of un-routes. When I gaet a better uu, I'll rebuild again.

I cannot see very well how much Rich's changes helped. There is still quite a bit of congestion in the control section.

DR also needs some work, if we want it to route better using line-search only.

We also still need to do more work on the stripe next to the I-cache. There are probably still about 100 nets that cannot route.

Geert

.

From: tbr
Sent: Sunday, February 26, 1995 6:18 PM
To: 'geert (Geert Rosseel)'
Cc: 'billz'; 'dickson'; 'hopper'; 'lisar'; 'mws'; 'vo'; 'woody'
Subject: Toplevel Euterpe
Follow Up Flag: Follow up
Flag Status: Red

Geert Rosseel wrote (on Sun Feb 26):

Hi,

I rebuild the top-level and it is worse than it was before. We are back at 4300 un-routes, up from 3500.

Tom Vo's changes to cerberus have helped. The congestion at the top-right of cerberus is largely gone.

Somnething positive at least!

I had to include a very bad uu in this run, That added a lot of un-routes. When I gaet a better uu, I'll rebuild again.

I cannot see very well how much Rich's changes helped. There is still quite a bit of congestion in the control section.

DR also needs some work, if we want it to route better using line-search only.

We also still need to do more work on the stripe next to the I-cache. There are probably still about 100 nets that cannot route.

Sounds like we should get plots of the offending areas and compare them with the ones from the last run. Is it possible we still have a systematic target problem such that rich's changes are not helping?

Tim

From: tbr (Tim B. Robinson)
Sent: Sunday, February 26, 1995 6:18 PM
To: 'geert (Geert Rosseel)'
Cc: 'billz'; 'dickson'; 'hopper'; 'lisar'; 'mws'; 'vo'; 'woody'
Subject: Toplevel Euterpe

Geert Rosseel wrote (on Sun Feb 26):

Hi,

I rebuild the top-level and it is worse than it was before. We are back at 4300 un-routes, up from 3500.

Tom Vo's changes to cerberus have helped. The congestion at the top-right of cerberus is largely gone.

Somnething positive at least!

I had to include a very bad uu in this run, That added a lot of un-routes. When I gaet a better uu, I'll rebuild again.

I cannot see very well how much Rich's changes helped. There is still quite a bit of congestion in the control section.

DR also needs some work, if we want it to route better using line-search only.

We also still need to do more work on the stripe next to the I-cache.
There are
probably still about 100 nets that cannot route.

Sounds like we should get plots of the offending areas and compare them with the ones from the last run. Is it possible we still have a systematic target problem such that rich's changes are not helping?

Tim

From: tbr
Sent: Sunday, February 26, 1995 6:52 PM
To: 'wingard (Drew Wingard)'
Cc: 'sysadmin'
Subject: Need old files from backup tape
Follow Up Flag: Follow up
Flag Status: Red

Did these come back OK?

Drew Wingard wrote (on Fri Feb 24):

I need to resurrect an old program. I saved the code, but managed to delete the configuration files and examples.

Can you please install:

/n/auspex/s24/wingard/chip/calliope/verilog/src

and

/n/auspex/s24/wingard/chip/euterpe/verilog/bsrc

someplace where I can access them?

My recollection is that they occupy approx 300 MBytes (which is why they were deleted...).

None of the files that I care about were modified after May 26th last year.

Best Regards,
Drew

From: woody (Jay Tomlinson)
Sent: Sunday, February 26, 1995 9:36 PM
To: 'geert (Geert Rosseel)'
Cc: 'billz'; 'dickson'; 'hopper'; 'lisar'; 'mws'; 'tbr'; 'vo'
Subject: Toplevel Euterpe

Geert Rosseel wrote (on Sun Feb 26):

Hi,

I rebuild the top-level and it is worse than it was before. We are back at 4300 un-routes, up from 3500.

Tom Vo's changes to cerberus have helped. The congestion at the top-right of cerberus is largely gone.

I had to include a very bad uu in this run, That added a lot of un-routes. When I gaet a better uu, I'll rebuild again.

Is there something besides the extra width?
woody

.

From: geert (Geert Rosseel)
Sent: Sunday, February 26, 1995 10:37 PM
To: 'woody'
Cc: 'billz'; 'dickson'; 'hopper'; 'lisar'; 'mws'; 'tbr'; 'vo'
Subject: Re: Toplevel Euterpe

> Is there something besides the extra width?

Well, I couldn't make it fit so I had to place the remaining cells where there was some room but I am sure the placement was farr from optimal. There were a lot more disconnects in uu now than before.

Geert

.

From: tbr
Sent: Sunday, February 26, 1995 10:54 PM
To: 'geert (Geert Rosseel)'
Cc: 'billz'; 'dickson'; 'hopper'; 'lisar'; 'mws'; 'vo'; 'woody'
Subject: Re: Toplevel Euterpe
Follow Up Flag: Follow up
Flag Status: Red

Geert Rosseel wrote (on Sun Feb 26):

> Is there something besides the extra width?

Well, I couldn't make it fit so I had to place the remaining cells where there was some room but I am sure the placement was farr from optimal. There were a lot more disconnects in uu now than before.

What did it do stand alone? If it's not routing there to completion it never will at the top with other stuff going through it.

Tim

From: tbr (Tim B. Robinson)
Sent: Sunday, February 26, 1995 10:54 PM
To: 'geert (Geert Rosseel)'
Cc: 'billz'; 'dickson'; 'hopper'; 'lisar'; 'mws'; 'vo'; 'woody'
Subject: Re: Toplevel Euterpe

Geert Rosseel wrote (on Sun Feb 26):

> Is there something besides the extra width?

Well, I couldn't make it fit so I had to place the remaining cells where there was some room but I am sure the placement was farr from optimal. There were a lot more disconnects in uu now than before.

What did it do stand alone? If it's not routing there to completion it never will at the top with other stuff going through it.

Tim

From: woody (Jay Tomlinson)
Sent: Sunday, February 26, 1995 11:38 PM
To: 'tbr (Tim B. Robinson)'
Cc: 'billz'; 'dickson'; 'geert (Geert Rosseel)'; 'hopper'; 'lisar'; 'mws'; 'vo'
Subject: Re: Toplevel Euterpe

Tim B. Robinson wrote (on Sun Feb 26):

Geert Rosseel wrote (on Sun Feb 26):

> Is there something besides the extra width?

Well, I couldn't make it fit so I had to place the remaining cells where there was some room but I am sure the placement was farr from optimal. There were a lot more disconnects in uu now than before.

What did it do stand alone? If it's not routing there to completion it never will at the top with other stuff going through it.

Tim

It routes, but fail in -iter due to timing violations. Since the last few weeks I have been working on bug fixes, I never get a chance to work on the problem.

woody

.

From: wingard (Drew Wingard)
Sent: Monday, February 27, 1995 12:14 AM
To: 'tbr'
Cc: 'sysadmin'
Subject: Re: Need old files from backup tape

Tbr wrote:

> Did these come back OK?
>
> Drew Wingard wrote (on Fri Feb 24):
>
> I need to resurrect an old program. I saved the code, but managed to delete
> the configuration files and examples.
>
> Can you please install:
> /n/auspex/s24/wingard/chip/calliope/verilog/src
> and
> /n/auspex/s24/wingard/chip/euterpe/verilog/bsrc
> someplace where I can access them?
>
> My recollection is that they occupy approx 300 MBytes (which is why they
> were deleted...)
>
> None of the files that I care about were modified after May 26th last year.
>
> Best Regards,
> Drew

Yes they did. Ken took care of me.

Thanks for checking!

Drew

.

From: lisar (Lisa Robinson)
Sent: Monday, February 27, 1995 12:57 AM
To: 'mws (Mark Semmelmeier)'
Cc: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Subject: Re: Test status / exlocktest

Mark Semmelmeier wrote (on Sun Feb 26):

Lisa rebuilt a exlocktest_0 trace for me.
As best as I can tell, r58 (the running count
of number of exceptions) is never initialized,
eventually X corrupts the 1st conditional branch
in the exc1_start section of code when it tries
to check for exactly 3 exceptions.

Now the test goes to BAD see the trace in /s3/euterpe/verilog/bsrc/res/26295.17807/results/exlocktest_0.dpo

Hope I fixed it correctly.

Lisa R.

.

From: brianl (Brian Lee)
Sent: Monday, February 27, 1995 11:22 AM
To: 'Tim B. Robinson'
Subject: Re: more missing data

Tim B. Robinson writes:

| Looks like we are missing capacitance data for mb in mnemo.
| I don't know if this is a problem because we may be forcing all the
| interfaces, but we ought to be treating this the same way as we do the
| caches in euterpe. Can you check please?

| Tim

OK. We don't have data for this yet. Who should I ask for the information?

Brian

|
| Warning! No a_AD0PF<13> pin capacitance data for mb
| Warning! No a_AD0PF<12> pin capacitance data for mb
| Warning! No a_AD0PF<11> pin capacitance data for mb
| Warning! No a_AD0PF<10> pin capacitance data for mb
| Warning! No a_AD0PF<9> pin capacitance data for mb
| Warning! No a_AD0PF<8> pin capacitance data for mb
| Warning! No a_AD0PF<7> pin capacitance data for mb
| Warning! No a_AD0PF<6> pin capacitance data for mb
| Warning! No a_AD0PF<5> pin capacitance data for mb
| Warning! No a_AD0PF<4> pin capacitance data for mb
| Warning! No a_AD0PF<3> pin capacitance data for mb
| Warning! No a_AD0PF<2> pin capacitance data for mb
| Warning! No a_AD0PF<1> pin capacitance data for mb
| Warning! No a_AD0PF<0> pin capacitance data for mb
| Warning! No a_AND0PF<13> pin capacitance data for mb
| Warning! No a_AND0PF<12> pin capacitance data for mb
| Warning! No a_AND0PF<11> pin capacitance data for mb
| Warning! No a_AND0PF<10> pin capacitance data for mb
| Warning! No a_AND0PF<9> pin capacitance data for mb
| Warning! No a_AND0PF<8> pin capacitance data for mb
| Warning! No a_AND0PF<7> pin capacitance data for mb
| Warning! No a_AND0PF<6> pin capacitance data for mb
| Warning! No a_AND0PF<5> pin capacitance data for mb
| Warning! No a_AND0PF<4> pin capacitance data for mb
| Warning! No a_AND0PF<3> pin capacitance data for mb
| Warning! No a_AND0PF<2> pin capacitance data for mb
| Warning! No a_AND0PF<1> pin capacitance data for mb
| Warning! No a_AND0PF<0> pin capacitance data for mb
| Warning! No din_AD0PF<21> pin capacitance data for mb
| Warning! No din_AD0PF<20> pin capacitance data for mb
| Warning! No din_AD0PF<19> pin capacitance data for mb
| Warning! No din_AD0PF<18> pin capacitance data for mb
| Warning! No din_AD0PF<17> pin capacitance data for mb
| Warning! No din_AD0PF<16> pin capacitance data for mb
| Warning! No din_AD0PF<15> pin capacitance data for mb
| Warning! No din_AD0PF<14> pin capacitance data for mb
| Warning! No din_AD0PF<13> pin capacitance data for mb

[Warning! No din_AD0PF<12> pin capacitance data for mb
[Warning! No din_AD0PF<11> pin capacitance data for mb
[Warning! No din_AD0PF<10> pin capacitance data for mb
[Warning! No din_AD0PF<9> pin capacitance data for mb
[Warning! No din_AD0PF<8> pin capacitance data for mb
[Warning! No din_AD0PF<7> pin capacitance data for mb
[Warning! No din_AD0PF<6> pin capacitance data for mb
[Warning! No din_AD0PF<5> pin capacitance data for mb
[Warning! No din_AD0PF<4> pin capacitance data for mb
[Warning! No din_AD0PF<3> pin capacitance data for mb
[Warning! No din_AD0PF<2> pin capacitance data for mb
[Warning! No din_AD0PF<1> pin capacitance data for mb
[Warning! No din_AD0PF<0> pin capacitance data for mb
[Warning! No din_AND0PF<21> pin capacitance data for mb
[Warning! No din_AND0PF<20> pin capacitance data for mb
[Warning! No din_AND0PF<19> pin capacitance data for mb
[Warning! No din_AND0PF<18> pin capacitance data for mb
[Warning! No din_AND0PF<17> pin capacitance data for mb
[Warning! No din_AND0PF<16> pin capacitance data for mb
[Warning! No din_AND0PF<15> pin capacitance data for mb
[Warning! No din_AND0PF<14> pin capacitance data for mb
[Warning! No din_AND0PF<13> pin capacitance data for mb
[Warning! No din_AND0PF<12> pin capacitance data for mb
[Warning! No din_AND0PF<11> pin capacitance data for mb
[Warning! No din_AND0PF<10> pin capacitance data for mb
[Warning! No din_AND0PF<9> pin capacitance data for mb
[Warning! No din_AND0PF<8> pin capacitance data for mb
[Warning! No din_AND0PF<7> pin capacitance data for mb
[Warning! No din_AND0PF<6> pin capacitance data for mb
[Warning! No din_AND0PF<5> pin capacitance data for mb
[Warning! No din_AND0PF<4> pin capacitance data for mb
[Warning! No din_AND0PF<3> pin capacitance data for mb
[Warning! No din_AND0PF<2> pin capacitance data for mb
[Warning! No din_AND0PF<1> pin capacitance data for mb
[Warning! No din_AND0PF<0> pin capacitance data for mb
[Warning! No VFF<2> pin capacitance data for mb
[Warning! No VFF<1> pin capacitance data for mb
[Warning! No VFF<0> pin capacitance data for mb
[Warning! No VRR<2> pin capacitance data for mb
[Warning! No VRR<1> pin capacitance data for mb
[Warning! No VRR<0> pin capacitance data for mb
[Warning! No WE_AN0PF<1> pin capacitance data for mb
[Warning! No WE_AN0PF<0> pin capacitance data for mb
|

--
Brian L.

.

From: tom (Tom Laidig (tau))
Sent: Monday, February 27, 1995 11:36 AM
To: 'Tim B. Robinson'
Cc: 'tau'
Subject: Re: staypuft:/s3

Tim B. Robinson writes:

|
|We seem to be thrashing for disk space in staypuft:/s3.
|I had built a new euterpe environment there after the new space came on line,
|so we had another place to run verilog simulations with huge dump
|files (~500MB), but the creole stuff has stolen that (and I suspect a
|build I was doing last night which failed in topt would have been
|because of disk space, but I'm not certain because there is about
|130MB there now).

Hmmm... I was asking around about a place where I could build the creole
tape (requires ~800MB to complete), and someone (hopper? not sure)
suggested the new disk on staypuft. Oh, well...

|
|How close is the creole build to being done, and how much more space
|will you need? Currently we do have a lot of space on nosferatu.

I'm declaring it done now, except that the final tar file building
didn't complete because the disk filled. I should have that file built
(on one of clio's disks) in a few hours, at which time I'll delete the
rest.

--

└─
└─

.

From: tbr
Sent: Monday, February 27, 1995 11:50 AM
To: 'brianl (Brian Lee)'
Subject: Re: more missing data
Follow Up Flag: Follow up
Flag Status: Red

Brian Lee wrote (on Mon Feb 27):

Tim B. Robinson writes:

|
| Looks like we are missing capacitance data for mb in mnemo.
| I don't know if this is a problem because we may be forcing all the
| interfaces, but we ought to be treating this the same way as we do the
| caches in euterpe. Can you check please?
|

| Tim

OK. We don't have data for this yet. Who should I ask for the information?

Either bruce or bp, but i'm not sure which.

Tim

.

From: bill (William Herndon)
Sent: Monday, February 27, 1995 5:41 PM
To: 'tbr@microunity.com'; 'solo'
Cc: 'tom'; 'yves'; 'lisar'
Subject: Re: proteus/ged/BOM

> From solo Mon Feb 27 14:59:20 1995
> From: solo (John Campbell)
> Subject: Re: proteus/ged/BOM
> To: tbr@echidna.microunity.com (Tim B. Robinson)
> Date: Mon, 27 Feb 95 14:59:14 PST
> Cc: tom (Thomas Laidig), yves (Jean-Yves Michel), bill (William Herndon),
> lisar (Lisa Robinson)
> X-Mailer: ELM [version 2.3 PL11]
> Content-Length: 2982
>
> as Tim B. Robinson was saying
> ..
> ..
> ..cvs update: New directory `bellybutt' -- ignored
> ..
> ..Are these all obsolete? If not, do we know why they are not in the
> ..BOM?
> ..
> ..Also, and perhaps more worrying, the following changes are unreleased:
> ..
>
> i did a cvs log and included the last two entries. none of these
> should make a difference if the log accurately reflects what was done.
> looks like bill was trying to sanitize the labeling probably for
> consistency.
>
> the rastage1 was removal of layout_equiv which shouldn't affect
> anything except running lvs on iss.
>
> looks like we could release these three with no side effects.
>
> i was wrong on bellybutt. the custom cell iobytem uses iobellybutt.
> only mb uses bellybutt. therefore, it didn't get bom'ed without mb.
>

I think i was trying to make some lvs come out and needed a label.. in any
case the label on the output current switch doesn't affect the operation
of the circuit.. the date 11/22/94 bothers me i don't recall doing anything
with the clock on those dates..
I want to make sure that in the euterpe clock tree we are using cged and cgeb
not cgdr and cgbfr..

> ..U cg/cgbfr/spice.1.1
> -----
> revision 1.5
> date: 1994/11/22 13:30:30 LT; author: bill; state: Exp; lines: +191 -187
> output switch label eout
> -----

```

> revision 1.4
> date: 1993/12/10 11:24:17 LT; author: bill; state: Exp; lines: +231 -231
> added w to output pin names to allow emitter dot
>
>
> ..U cg/cgbfr/spice_cn.1.1
> -----
> revision 1.5
> date: 1994/11/22 13:30:32 LT; author: bill; state: Exp; lines: +84 -83
> output switch label eout
> -----
> revision 1.4
> date: 1993/12/10 11:24:19 LT; author: bill; state: Exp; lines: +92 -92
> added w to output pin names to allow emitter dot
>
>
> .cvs update: Updating cg/cgdr
> ..U cg/cgdr/spice.1.1
> -----
> revision 1.3
> date: 1994/11/22 13:29:43 LT; author: bill; state: Exp; lines: +302 -298
> output switch current label eout
> -----
> revision 1.2
> date: 1993/07/27 13:37:53 LT; author: bill; state: Exp; lines: +144 -136
> misrc replaced with std current source
>
> ..U cg/cgdr/spice_cn.1.1
>
> -----
> revision 1.3
> date: 1994/11/22 13:29:45 LT; author: bill; state: Exp; lines: +124 -123
> output switch current label eout
> -----
> revision 1.2
> date: 1993/07/27 13:37:55 LT; author: bill; state: Exp; lines: +98 -96
> misrc replaced with std current source
>
> ..U ra/rastage1/spice.1.1
> -----
> revision 1.4
> date: 1994/03/04 18:13:37 LT; author: solo; state: Exp; lines: +475 -479
> modified schem to remove layout_equiv. must use exp list for rastage1
> -----
> revision 1.3
> date: 1994/02/14 10:54:52 LT; author: yves; state: Exp; lines: +476 -448
> Added Vpp signal
> -----
>
> ..U ra/rastage1/spice_cn.1.1
>
> -----
> revision 1.4
> date: 1994/03/04 18:13:41 LT; author: solo; state: Exp; lines: +131 -132
> modified schem to remove layout_equiv. must use exp list for rastage1
> -----
> revision 1.3
> date: 1994/02/14 10:54:55 LT; author: yves; state: Exp; lines: +160 -151
> Added Vpp signal
> -----
>

```

```
> ..
> ..Tim
> ..
>
>
> ....
> regards,
> solo a.k.a. John Campbell    x516
>
>
>
```

From: wampler (Kurt Wampler)
Sent: Monday, February 27, 1995 6:13 PM
To: 'geert'
Subject: More early nets?

Looking at the latest top-level Euterpe route, I see another bus that may be a candidate for "early" routing:

hcrawdata*

Also, it looks like the upper-right corridor is still full of M3 and needs more wire reduction before all the wires will make it through.

Other than these observations, I'm sort of at a loss to suggest what to do next...

- Kurt

From: dickson (Richard Dickson)
Sent: Monday, February 27, 1995 7:04 PM
To: 'geert'
Subject: iq

geert,

my route of mws's iq hack is complete.
it went from 9.5 k atoms to 5.6 atoms so there should be more routing channels available.
this new layout is at dickson/euterpe/verilog/bsrc/iq

dickson

.

From: tbr
Sent: Monday, February 27, 1995 10:30 PM
To: 'tom (Tom Laidig (tau))'
Cc: 'tau'
Subject: Re: staypuft:/s3
Follow Up Flag: Follow up
Flag Status: Red

tau wrote (on Mon Feb 27):

Tim B. Robinson writes:

|
|We seem to be thrashing for disk space in staypuft:/s3.
|I had built a new euterpe environment there after the new space came on line,
|so we had another place to run verilog simulations with huge dump
|files (~500MB), but the creole stuff has stolen that (and I suspect a
|build I was doing last night which failed in topt would have been
|because of disk space, but I'm not certain because there is about
|130MB there now).

Hmmm... I was asking around about a place where I could build the creole
tape (requires ~800MB to complete), and someone (hopper? not sure)
suggested the new disk on staypuft. Oh, well...

Not to worry. I move a whole bunch of stuff in there without
realizing you were using up the same space!

|
|How close is the creole build to being done, and how much more space
|will you need? Currently we do have a lot of space on nosferatu.

I'm declaring it done now, except that the final tar file building
didn't complete because the disk filled. I should have that file built
(on one of clio's disks) in a few hours, at which time I'll delete the
rest.

Great, thanks
Tim

.

From: lisar (Lisa Robinson)
Sent: Tuesday, February 28, 1995 12:44 AM
To: 'mws'
Cc: 'jeffm'; 'tbr'
Subject: exlocktest

Dump on staypuft /s3/tbr/euterpe/verilog/bsrc/exlocktest_0.*

Lisa R.

.

From: tbr
Sent: Tuesday, February 28, 1995 12:48 AM
To: 'bill (William Herndon)'
Cc: 'lisar'; 'solo'; 'tom'; 'yves'
Subject: Re: proteus/ged/BOM
Follow Up Flag: Follow up
Flag Status: Red

William Herndon wrote (on Mon Feb 27):

> From solo Mon Feb 27 14:59:20 1995
> From: solo (John Campbell)
> Subject: Re: proteus/ged/BOM
> To: tbr@echidna.microunity.com (Tim B. Robinson)
> Date: Mon, 27 Feb 95 14:59:14 PST
> Cc: tom (Thomas Laidig), yves (Jean-Yves Michel), bill (William Herndon),
> lisar (Lisa Robinson)
> X-Mailer: ELM [version 2.3 PL11]
> Content-Length: 2982
>
> as Tim B. Robinson was saying
> ..
> ..
> ..cvs update: New directory 'bellybutt' -- ignored
> ..
> ..Are these all obsolete? If not, do we know why they are not in the
> ..BOM?
> ..
> ..Also, and perhaps more worrying, the following changes are unreleased:
> ..
> ..
> i did a cvs log and included the last two entries. none of these
> should make a difference if the log accurately reflects what was done.
> looks like bill was trying to sanitize the labeling probably for
> consistency.
>
> the rastage1 was removal of layout_equiv which shouldn't affect
> anything except running lvs on iss.
>
> looks like we could release these three with no side effects.
>
> i was wrong on bellybutt. the custom cell iobytem uses iobellybutt.
> only mb uses bellybutt. therefore, it didn't get bom'ed without mb.
>

I think i was trying to make some lvs come out and needed a label.. in any case the label on the output current switch doesn't affect the operation of the circuit.. the date 11/22/94 bothers me i don't recall doing anything with the clock on those dates..
I want to make sure that in the euterpe clock tree we are using cged and cgeb not cgdr and cgbfr..

We are, but there are instances of cgdr in the design somewhere also.
I see it get compiled when making an LVS netlist:

Compiling CGDR.SPICE.1.1
No parameters

No errors detected
No oversights detected
No warnings detected

Page compiled (00:00:00.78)

But I can't put a finger on where it's being used.

Tim

From: lisar (Lisa Robinson)
Sent: Tuesday, February 28, 1995 9:18 AM
To: 'billz'; 'dickson'; 'jeffm'; 'mws'; 'tbr'; 'woody'
Cc: 'geert'
Subject: Test Status

BOM 240 running on Zycad
BOM 240 running on IKOS

NOTE: addr_map_dtag, addr_map_itag and uncruptharder Ran okay

New business

regdepend_r25547 238 - miscompare on gmsr16 (should take an exception but doesn't)
tried to recreate with same operands but ran ok

brmisstest_0 238.11 - X trace on rhodan /s3 25295.24677 ran in verilog one cyl fabbed

mem_1 238.11 - Hung trace on rhodan /s3 25295.24948

gtlbran_1 231 - Unexpected exception 11 at PC 0x800000c015cb cyl 0
trace on nosferatu /s2 18295.14022

exrleasy_0 231 - Hung - understood trace rhodan on /s3 17295.4484

exlocktest_0 240 - BAD - trace on rhodan /s3 26295.14922 verilog dump on staypuft /s3/tbr/euterpe/verilog/bsrc

barrel_1 236 - } Ran for 100K cycles in verilog ie passed the going to X
238.11 - Still goes to X - trace on rhodan /s3 25295.25980 (note reads x from sdram)

gtlb_miss_1 228.11 - rhodan /s3 25295.26559

bgate_1 236 - } Traces on rhodan /s3 22295.29856

fva_conflict_1 240 - Stuck in a loop - trace on rhodan /s3 26295.13087

nb_1 240 - Stuck in a loop - trace on rhodan /s3 26295.13858

nb_hermes_1 240 - Test doesn't enable hermes channels - trace on nosferatu /s2 26295.23710

align_at_1 240 - Failed smux64lai! Test needs updating

unix_1 240 - X - trace on rhodan /s3 26295.14084

addr_map_sysreg_1 240 - Bad rhodan /s3 27295.1646

dcache_func_1 238.11 - trace on rhodan /s3 24295.14636

icache_func_1 228 - trace on rhodan /s3 23295.15110

dcache_sz_4k_1 238.11 - }

dcache_sz_8k_1 238.11 - } traces on rhodan /s3 24295.13892

dcache_sz_16k_1 238.11 - }

icache_sz_4k_1 238 - } Traces on rhodan /s3 22295.9305

icache_sz_8k_1 238 - }

icache_sz_16k_1 238 - }

bgate_U 238 - Hung look at pc its 0? trace on rhodan /s3 22295.8714

dcache_perf_st1t_1 240 - X trace on rhodan /s3 26295.14314

dcache_perf_ldst5t_1 240 - Hung in a loop trace on rhodan /s3 26295.14314
icache_perf_5t_1 240 - Hung trace on rhodan /s3 26395.13414

doubleextest_0 231 - } trace on nosferatu /s2 17295.29146
doublemctest_0 231 - }

hermes_lateturnon 231 - trace on nosferatu /s2 19295.28510

cerbstarttest_0 240 - Doesn't seem to have anything in rom?

Fix check in

exresedepitest1_0 240 - X
exreseudepitest1_0 240 - X
exresemdepitest1_0 240 - X
exresewthitest1_0 240 - X
exreseuwthitest1_0 240 - X
exresgdepitest1_0 240 - X
exresgudepitest1_0 240 - X
exresgmdepitest1_0 240 - X
exresgwthitest1_0 240 - X
exresguwthitest1_0 240 - X

Old Business - Need to re-run and if necessary redump these

xlu_field_4_1 223 - X - Need to re-run

cerbarbeasy_0 Lisa R to run again as verilog run is well behaved

Performance Failures (Test ran to completion but failed performance measure)

dcache_perf_ldlt_1 Expected difference between the cached and non-cached access = 4600-5050 cycles

Actually took 3650 fewer cycles

icache_perf_lt_1 Expected difference between the cached and non-cached access = 46000-50600 cycles

Actually took 123800 fewer cycles

Need sync ops:

nb_slow 223 - Running a longgggg time trace on rhodan /s3 7295.19105

nb_combo_1

dcache_stress_1

icache_stress_1

hermes_conflict_1

dcache_conflict_1

atomic_conflict_1

synch_1

Have not yet been run:

ruptpintest_0 - Need to build a "custom" simulator

dcache_except_1

interrupt_1

exception_1

interleave_1

interleave_U
interrupt_U
exception_U
bgate_U
mem_U
tlb_U
synch_U
barrel_U
cache_U
gtlb_miss_U

Cannot yet be run:

instr_U
instr_1
tlb_1
insn_1
nulltest

XLU tests

xlu_rotate_1_1
xlu_rotate_2_1
xlu_expand_1_1
xlu_compress_1_1
xlu_extract_1_1
xlu_field_1_1
xlu_field_2_1
xlu_field_3_1
xlu_copyswap_1_1
xlu_copyswap_2_1
xlu_copyswap_3_1
xlu_copyswap_4_1
xlu_shufflemux_1_1
xlu_select_1_1

Not yet implemented:

brcolltest_0
brcrosstest_0
brimmlongtest_0
exprietest_0
canceltest_0
hermtotest_0
cerbtotest_0
hermerrtest_0
eventregtest_0
exintbashtest_0
cerb_registers_0
cerberror_0
testerinit_0
memmap_0
nbbashtest_0
cerbarbtests
hcplltests

Need Special Simulator Support

hermesload_0
hermes_load_0

.

From: tom (Tom Laidig (tau))
Sent: Tuesday, February 28, 1995 9:42 AM
To: 'Tim B. Robinson'
Cc: 'bill (William Herndon)'; 'lisar (Lisa Robinson)'; 'solo (John Campbell)'; 'Jean-Yves Michel'; 'tau'
Subject: Re: proteus/ged/BOM

Tim B. Robinson writes:

William Herndon wrote (on Mon Feb 27):

I want to make sure that in the euterpe clock tree we are using cged and cgeb not cgdr and cgbfr..

We are, but there are instances of cgdr in the design somewhere also. I see it get compiled when making an LVS netlist:

Compiling CGDR.SPICE.1.1
No parameters

No errors detected
No oversights detected
No warnings detected

Page compiled (00:00:00.78)

But I can't put a finger on where it's being used.

Well, looking through the layouts, the only things I find that instantiate cgdr are rddig and vddig, neither of which is used in euterpe. However, I find some uses of sccgdr in pl_mne_logic (OK, that's used in mnemo, not euterpe) and some uses of scxbcgdr0 (how that cell got its name remains a mystery to me) in pl_eus_logic and pl_euh_logic. Note that both sccgdr and scxbcgdr0 have their own schematics, so it may be that some schematic is out of date. Do you have a .splvs file to grep through?

--

'__

.

From: solo (John Campbell)
Sent: Tuesday, February 28, 1995 9:47 AM
To: 'Tim B. Robinson'
Cc: 'bill (William Herndon)'; 'lisar (Lisa Robinson)'; 'tom (Thomas Laidig)'; 'Jean-Yves Michel'
Subject: Re: proteus/ged/BOM

as Tim B. Robinson was saying

..
..

..
..We are, but there are instances of cgdr in the design somewhere also.
..I see it get compiled when making an LVS netlist:

..
.. Compiling CGDR.SPICE.1.1
.. No parameters

..
.. No errors detected
.. No oversights detected
.. No warnings detected

..
.. Page compiled (00:00:00.78)

..
..But I can't put a finger on where it's being used.

..
..Tim
..

in the custom blocks, mnemo and euterpe, the following are the only
substring cgdr that i could find. must be in the sofa area.

unless...., the schematic has a reference to cgdr/spice_cn.1.1. i
will get back to you in a while.

/u/chip/euterpe/proteus/compass/layouts/scxbcgdr0.ly	15.4 Oct 14 17:51:56 1994
/u/chip/euterpe/proteus/compass/layouts/sccgdr.ly	13.2 Dec 23 06:40:54 1994

....
regards,
solo a.k.a. John Campbell x516

.

From: bill (William Herndon)
Sent: Tuesday, February 28, 1995 11:41 AM
To: 'andrew@charybdis'; 'tbr@microunity.com'
Cc: 'bill@gaea'
Subject: Re: Calliope cerb only card

> From tbr@gaea.microunity.com Mon Feb 27 22:38:16 1995
> Date: Mon, 27 Feb 1995 22:38:13 -0800
> From: tbr@gaea.microunity.com (Tim B. Robinson)
> To: "andrew" <andrew@charybdis>
> Cc: "Bill Herndon" <bill@gaea>
> Subject: Calliope cerb only card
> Content-Length: 1341
>
>
> "andrew" wrote (on Feb 27):
>
> I'm going to build a probe card to allow us to look at Cerberus only on
> Calliope1. My plan is to power as much Vdd (digital) and Vss as possible.
> On the analog side, I plan to power each Vpp plane so they are not floating
> (one probe per plane only).
>
> Are there any digital pins that could be a problem if left floating? What
> are the chances of being able to talk to cerberus with only the
> peripheral pads powered?
>
> Except in so far as they share power, I think Cerberus should be
> entirely operational independent of anything in the SOFA, so the issue
> is can we power off all the SOFA knob domains, either by forcing a
> code 0 from the padding, or by getting enough power in to get Cerberus
> working well enough to write the knob registers. The problem I see
> there is that the knob registers themselves are physically distributed
> through the clock spars. So if a global setting of 0 is not
> acceptable (as I think bill indicated), and we have to come up at 1,
> but only have power applied close to Cerberus, we may have too much
> drop for the CMOS in the spars at the most distant point to operate.
>
> Bill, is it really the case that your earlier mail implied that
> the global setting of 0 cannot be allowed? If so, with the full sofa
> at knob 1, how much droop will we see?
>
> Tim
>
>
>
>
>

First let me say that if we have control of knobs, we can turn all the power off by setting 0 voltage swing. When i say knob setting 0 is not allowed it is knob resistor value 0 is not allowed. the problem is that that gives us high value resistance and we don't know the effect on the bipolar collector base voltage. it is a case of infinite resistance and 0 current, leakages will be important. This could forward bias a collector base junction sufficiently to setup some sort of

latch up condition.. This is possible, not probable. We can probably get by with low values of collector base injection.. However if we set the voltage swing to 0 and the resistor value to 0, then we guarantee there is no collector base forward bias.

.

From: solo (John Campbell)
Sent: Tuesday, February 28, 1995 11:49 AM
To: 'Tim B. Robinson'
Cc: 'bill (William Herndon)'; 'lisar (Lisa Robinson)'; 'tom (Thomas Laidig)'; 'Jean-Yves Michel'
Subject: Re: proteus/ged/BOM

as Tim B. Robinson was saying

..

..William Herndon wrote (on Mon Feb 27):

..

..

..We are, but there are instances of cgdr in the design somewhere also.

..I see it get compiled when making an LVS netlist:

..

.. Compiling CGDR.SPICE.1.1

.. No parameters

..

.. No errors detected

.. No oversights detected

.. No warnings detected

..

.. Page compiled (00:00:00.78)

..

..But I can't put a finger on where it's being used.

..

..Tim

..

the schematic cgdr is referenced in sccgdr. as follows and is out of date.

Verify/sccgdr/cvsccheck.sccgdr:/n/auspex/s10/chip/euterpe/proteus/ged/cg/cgdr/spice_cn.1.1 1.2 Mar 2 16:23:26 1994
Verify/sccgdr/cvsccheck.sccgdr:/p/cvsroot/proteus/ged/cg/cgdr/spice_cn.1.1,v Mismatch RCS = 1.3 release = 1.2

....

regards,

solo a.k.a. John Campbell x516

.

From: tbr
Sent: Tuesday, February 28, 1995 11:53 AM
To: 'tom (Tom Laidig (tau))'
Cc: 'bill (William Herndon)'; 'lisar (Lisa Robinson)'; 'solo (John Campbell)'; 'tau'; 'Jean-Yves Michel'
Subject: Re: proteus/ged/BOM
Follow Up Flag: Follow up
Flag Status: Red

tau wrote (on Tue Feb 28):

Tim B. Robinson writes:

| William Herndon wrote (on Mon Feb 27):

| I want to make sure that in the euterpe clock tree we are using cged
| and cgeb not cgdr and cgbfr..

| We are, but there are instances of cgdr in the design somewhere also.
| I see it get compiled when making an LVS netlist:

| Compiling CGDR.SPICE.1.1

| No parameters

| No errors detected

| No oversights detected

| No warnings detected

| Page compiled (00:00:00.78)

| But I can't put a finger on where it's being used.

Well, looking through the layouts, the only things I find that instantiate cgdr are rddig and vddig, neither of which is used in euterpe. However, I find some uses of sccgdr in pl_mne_logic (OK, that's used in mnemo, not euterpe) and some uses of scxbcgdr0 (how that cell got its name remains a mystery to me) in pl_eus_logic and pl_euh_logic. Note that both sccgdr and scxbcgdr0 have their own schematics, so it may be that some schematic is out of date. Do you have a .splvs file to grep through?

Yes, ~tbr/euterpe/verilog/bsrc/euterpe-pass1.splvs. It was the log of compiling this that I cut the example from, so it must be in there somewhere but I could not find it anywhere in the verilog, or in the edif file.

Tim

.

From: tom (Tom Laidig (tau))
Sent: Tuesday, February 28, 1995 12:50 PM
To: 'Tim B. Robinson'
Cc: 'bill (William Herndon)'; 'lisar (Lisa Robinson)'; 'solo (John Campbell)'; 'tau'; 'Jean-Yves Michel'
Subject: Re: proteus/ged/BOM

Tim B. Robinson writes:

tau wrote (on Tue Feb 28):

Tim B. Robinson writes:

William Herndon wrote (on Mon Feb 27):

I want to make sure that in the euterpe clock tree we are using cged and cgeb not cgdr and cgbfr..

We are, but there are instances of cgdr in the design somewhere also. I see it get compiled when making an LVS netlist:

But I can't put a finger on where it's being used.

Do you have a .splvs file to grep through?

Yes, ~tbr/euterpe/verilog/bsrc/euterpe-pass1.splvs. It was the log of compiling this that I cut the example from, so it must be in there somewhere but I could not find it anywhere in the verilog, or in the edif file.

OK, as solo says, sccgdr instantiates cgdr, and that's the only place cgdr is used in euterpe. Sccgdr is used only in the main sofa area.

By contrast, scxbcgdr contains its own copy of circuitry which I assume is similar to that in cgdr. It is used only in pleuslogic and pleuhlogic.

--

—
'\

From: vanthof (vant)
Sent: Tuesday, February 28, 1995 12:55 PM
To: 'hopper (Mark Hofmann)'; 'tom (Thomas Laidig)'; 'geert (Geert Rosseel)'; 'vo (Tom Vo)'; 'lisar (Lisa Robinson)'; 'tbr (Tim B. Robinson)'
Cc: 'vanthof (Dave Van't Hof)'
Subject: euterpe drc run started

I've started another round of euterpe drc checks to make sure no errors have snuck in, especially since we are getting close to running an LVS.
I don't expect any problems.

Dave

--

Dave Van't Hof vanthof@microunity.com MicroUnity Systems Engineering,
Inc.
255 Caspian Way, Sunnyvale, CA (408) 734-8100 X276 #include <std_disclaim.h> Don't blame
me, I didn't vote for him!

.

From: wayne (Wayne Freitas)
Sent: Tuesday, February 28, 1995 1:29 PM
To: 'tbe'; 'jr'; 'pmayer'; 'tbr'
Cc: 'wayne'
Subject: PR 1962

Tom, PR 1962 is for inadequate spacing on the secondard size under Euterpe. You have a solution, if you could take a look and verify this we should probable change this to "Analyzed". How do we stand about closing this off?

Thanks,

Wayne

.

From: tbr
Sent: Tuesday, February 28, 1995 1:36 PM
To: 'solo (John Campbell)'
Cc: 'bill (William Herndon)'; 'lisar (Lisa Robinson)'; 'tom (Thomas Laidig)'; 'Jean-Yves Michel'
Subject: Re: proteus/ged/BOM
Follow Up Flag: Follow up
Flag Status: Red

John Campbell wrote (on Tue Feb 28):

as Tim B. Robinson was saying

..

..William Herndon wrote (on Mon Feb 27):

..

..

..We are, but there are instances of cgdr in the design somewhere also.

..I see it get compiled when making an LVS netlist:

..

.. Compiling CGDR.SPICE.1.1

.. No parameters

..

.. No errors detected

.. No oversights detected

.. No warnings detected

..

.. Page compiled (00:00:00.78)

..

..But I can't put a finger on where it's being used.

..

..Tim

..

the schematic cgdr is referenced in sccgdr. as follows and is out of date.

Verify/sccgdr/cvscheck.sccgdr:/n/auspex/s10/chip/euterpe/proteus/ged/cg/cgdr/spice_cn.1.1 1.2 Mar 2 16:23:26 1994

Verify/sccgdr/cvscheck.sccgdr:/p/cvsroot/proteus/ged/cg/cgdr/spice_cn.1.1,v Mismatch RCS = 1.3 release = 1.2

....

regards,

solo a.k.a. John Campbell x516

OK, so does this mean we need to change sccgdr, or just release the cahnegs in cgdr?

Tim

.

From: dickson (Richard Dickson)
Sent: Tuesday, February 28, 1995 2:53 PM
To: 'jeffm'; 'lisar'; 'tbr'
Subject: double machine checks

tim lisa and jeff

i just checked in new ce_mchk.V cerberus.V and euterpe.V to enable double machine checks. i realized this morning that i hadn't done this yet. prior to this checkin double machine checks had been disabled by a c01 (logic0/logic1) at the top level.

dickson

.

From: lisar (Lisa Robinson)
Sent: Tuesday, February 28, 1995 2:55 PM
To: 'dickson (Richard Dickson)'
Cc: 'jeffm'; 'tbr'
Subject: double machine checks

Richard Dickson wrote (on Tue Feb 28):

tim lisa and jeff

i just checked in new ce_mchk.V cerberus.V and euterpe.V to enable double machine checks. i realized this morning that i hadn't done this yet. prior to this checkin double machine checks had been disabled by a c01 (logic0/logic1) at the top level.

dickson

Ah great perhaps that will fix the doublemctest failure.

Lisa R.

.

From: solo (John Campbell)
Sent: Tuesday, February 28, 1995 3:19 PM
To: 'Tim B. Robinson'
Cc: 'bill (William Herndon)'; 'lisar (Lisa Robinson)'; 'tom (Thomas Laidig)'; 'Jean-Yves Michel'
Subject: Re: proteus/ged/BOM

as Tim B. Robinson was saying

..

..

..John Campbell wrote (on Tue Feb 28):

..

.. ..

.. the schematic cgdr is referenced in sccgdr. as follows and is out of
.. date.

..

.. Verify/sccgdr/cvscheck.sccgdr:/n/auspex/s10/chip/euterpe/proteus/ged/cg/cgdr/spice_cn.1.1 1.2 Mar 2 16:23:26
1994

.. Verify/sccgdr/cvscheck.sccgdr:/p/cvsroot/proteus/ged/cg/cgdr/spice_cn.1.1,v Mismatch RCS = 1.3 release = 1.2

..

..

.. regards,

.. solo a.k.a. John Campbell x516

..

..OK, so does this mean we need to change sccgdr, or just release the
..cahnegs in cgdr?

..

..Tim

..

i think i would vote for release the cahnegs in cgdr.

....

regards,

solo a.k.a. John Campbell x516

.

From: bill (William Herndon)
Sent: Tuesday, February 28, 1995 3:44 PM
To: 'tbr@microunity.com'; 'solo'
Cc: 'lisar'; 'tom'; 'yves'
Subject: Re: proteus/ged/BOM

> From solo Tue Feb 28 13:18:56 1995
> From: solo (John Campbell)
> Subject: Re: proteus/ged/BOM
> To: tbr@echidna.microunity.com (Tim B. Robinson)
> Date: Tue, 28 Feb 95 13:18:50 PST
> Cc: bill (William Herndon), lisar (Lisa Robinson), tom (Thomas Laidig),
> yves (Jean-Yves Michel)
> X-Mailer: ELM [version 2.3 PL11]
> Content-Length: 722
>
> as Tim B. Robinson was saying
> ..
> ..
> ..John Campbell wrote (on Tue Feb 28):
> ..
>
> .. the schematic cgdr is referenced in sccgdr. as follows and is out of
> .. date.
> ..
> .. Verify/sccgdr/cvscheck.sccgdr:/n/auspex/s10/chip/euterpe/proteus/ged/cg/cgdr/spice_cn.1.1 1.2 Mar 2 16:23:26
1994
> .. Verify/sccgdr/cvscheck.sccgdr:/p/cvsroot/proteus/ged/cg/cgdr/spice_cn.1.1,v Mismatch RCS = 1.3 release = 1.2
> ..
>
> .. regards,

in my proteus/ged/cg there is a cgdr with eout on the output switch emitter node i can release this at 5:00
if that is what is desired.. i guess i go to cg (one level up from the cgdr directory) and releasebom cgdr
before i do so, i want confirmation from tbr, solo, lisar, tom that that is what is desired.

> .. solo a.k.a. John Campbell x516
> ..
> ..OK, so does this mean we need to change sccgdr, or just release the
> ..cahnegs in cgdr?
> ..
> ..Tim
> ..
> i think i would vote for release the cahnegs in cgdr.
>
>
> regards,
> solo a.k.a. John Campbell x516
>
>
>
>

From: lisar (Lisa Robinson)
Sent: Tuesday, February 28, 1995 5:30 PM
To: 'vo'; 'geert'
Subject: forwarded message from "andrew"

----- Start of forwarded message -----

Status: RO
X-VM-v5-Data: ([nil nil nil nil nil nil nil nil nil]
["838" "" "28" "February" "1995" "14:32:33" "-0800" "\"andrew\""
"andrew@charybdis" nil "16" "Cerberus Stuff" "^From:" nil nil "2"])
Return-Path: <andrew@charybdis>
Received: from charybdis (charybdis.microunity.com) by gaea.microunity.com
(4.1/muse1.3)
id AA29140; Tue, 28 Feb 95 14:31:07 PST
Message-Id: <9502282231.AA29140@gaea.microunity.com>
From: "andrew" <andrew@charybdis>
To: "Lisa Robinson" <lisar@gaea>
Subject: Cerberus Stuff
Date: 28 Feb 1995 14:32:33 -0800

Lisa

Do you know what controls the following calliope pads. I've gone through the Terp doc but could find no mention of them. Also, I think the last one, au_loop is in fact a Hermes control and not cerb as the name implies.

Andrew

```
t2cfg0_abm padttl      # Spare cerberus controlled pads for future
applications
t2cfg1_abm padttl      # Spare cerberus controlled pads for future
applications
t2cfg2_abm padttl      # Spare cerberus controlled pads for future
applications
t2cfg3_abm padttl      # Spare cerberus controlled pads for future
applications
t2cfg4_abm padttl      # Spare cerberus controlled pads for future
applications
t2cfg5_abm padttl      # Spare cerberus controlled pads for future
applications
t2cfg6_abm padttl      # Spare cerberus controlled pads for future
applications
auloop_abm padttl      # Spare cerberus controlled pads for future
applications
```

----- End of forwarded message -----

.

From: tbr
Sent: Tuesday, February 28, 1995 8:48 PM
To: 'bill (William Herndon)'
Cc: 'lisar'; 'solo'; 'tom'; 'yves'
Subject: Re: proteus/ged/BOM
Follow Up Flag: Follow up
Flag Status: Red

William Herndon wrote (on Tue Feb 28):

> From solo Tue Feb 28 13:18:56 1995
> From: solo (John Campbell)
> Subject: Re: proteus/ged/BOM
> To: tbr@echidna.microunity.com (Tim B. Robinson)
> Date: Tue, 28 Feb 95 13:18:50 PST
> Cc: bill (William Herndon), lisar (Lisa Robinson), tom (Thomas Laidig),
> yves (Jean-Yves Michel)
> X-Mailer: ELM [version 2.3 PL11]
> Content-Length: 722
>
> as Tim B. Robinson was saying
> ..
> ..
> ..John Campbell wrote (on Tue Feb 28):
> ..
>
> .. the schematic cgdr is referenced in sccgdr. as follows and is out of
> .. date.
> ..
> .. Verify/sccgdr/cvsccheck.sccgdr:/n/auspex/s10/chip/euterpe/proteus/ged/cg/cgdr/spice_cn.1.1 1.2 Mar 2 16:23:26
1994
> .. Verify/sccgdr/cvsccheck.sccgdr:/p/cvsroot/proteus/ged/cg/cgdr/spice_cn.1.1,v Mismatch RCS = 1.3 release = 1.2
> ..
>
> .. regards,

in my proteus/ged/cg there is a cgdr with cout on the output switch emitter node i can release this at 5:00
if that is what is desired.. i guess i go to cg (one level up from the cgdr directory) and releasebom cgdr
before i do so, i want confirmation from tbr, solo, lisar, tom that that is what is desired.

I released at the cg level. what I actually want is a release at the
ged level to pick up the Makefiles there. Asside from a layout_equiv
property change in the ra section, everything else is already
released, but there is a technical problem with some stuff being
locked, for which I still need assistance from tom!

Tim

From: dickson (Richard Dickson)
Sent: Tuesday, February 28, 1995 9:21 PM
To: 'euterpe'
Subject: at.V

you'all

beware of at.V -r1.39 i broke it !!!
-r1.40 has a fixup in it .

dickson

From: tbr (Tim B. Robinson)
Sent: Tuesday, February 28, 1995 11:20 PM
To: 'mws (Mark Semmelmeyer)'
Cc: 'billz'; 'dickson'; 'geert'; 'mws'; 'woody'
Subject: Re: uu in bad shape again ...

Mark Semmelmeyer wrote (on Tue Feb 28):

I am trying to release a BOM with a new uu with bug fixes
but no placement, so it would be better to start with that.

Mark, can you be sure to get rich's fixes in this BOM, lisar needs them urgently. This includes the euterpe.V change and the stuff in ce.

Tim

From: tbr (Tim B. Robinson)
Sent: Tuesday, February 28, 1995 11:55 PM
To: 'fwo'
Cc: 'geert'; 'tom'
Subject: csyn problem

My latest run is reporting things like:

error (ExclusiveInputSwingCheck.109) in file "euterpe-pass1.splvs":
drivers fail exclusive input swing requirement

Reason: Two e inputs. Use diff. instead

exclusive inputs

instance path:	top.xdrdroutmuxff2_16samplehiu3.dr_samplehi
cellname path:	top.xbmuxff2dh2s.sel_a0peh_1
instance path:	top.xdrdroutmuxff2_16samplehiu3.dr_samplehi_n
cellname path:	top.xbmuxff2dh2s.sel_a0peh_0

drivers

instance path:	top.xdrdrsamplerphaseusamplehiu0.dr_samplehi
cellname path:	top.xborff2dh6s.q_ad0ph
instance path:	top.xdrdrsamplerphaseusamplehiu0.dr_samplehi_n
cellname path:	top.xborff2dh6s.q_and0ph

exclusive topmost nets

instance path:	top.dr_samplehi
cellname path:	top.dr_samplehi
instance path:	top.dr_samplehi_n
cellname path:	top.dr_samplehi_n

Is this trying to tell me that we need to change the pin names on the
2 input mux selects? As far as I can see the driver is a single differential output. I
have about 7MB of errors, and its almost all this case.

Tim